
ANALOG DEVICES

High Resolution 16-Bit D/A Converters

AD DAC71/AD DAC72*



The AD DAC71 and AD DAC72 are high resolution 16-bit hybrid IC digital-to-analog converters including reference, scaling resistors and output amplifier (V models).

The devices offer outstanding accuracy, including maximum linearity error of 0.003% at room temperature and maximum gain drifts of 15ppm/°C (AD DAC71, AD DAC71H, AD DAC72C) and 7ppm/°C (AD DAC72). This performance is possible due to the innovative design, using proprietary monolithic D/A converter chips. Laser-trimmed thin film resistors provide the linearity and wide temperature range for guaranteed monotonicity.

The AD DAC71 and AD DAC72 digital inputs are TTL-compatible. Coding is complementary straight binary (CSB) for unipolar output versions and complementary offset binary (COB) for bipolar output versions.

All versions are packaged in a 24-pin metal DIP. The AD DAC71, AD DAC71H and AD DAC72C are specified for operation from 0 to $+70^{\circ}$ C, and the AD DAC72 is specified from -25° C to $+85^{\circ}$ C. The AD DAC71H, AD DAC72 and AD DAC72C are supplied in hermetically-sealed packages.

The AD DAC71 and AD DAC72 are intended to serve as improved second sources to DAC71 and DAC72 devices from other manufacturers.

- 1. The AD DAC/1 and AD DAC72 provide 16-bit resolution with 0.003% linearity error.
- 2. The proprietary chips used in the hybrid design provide excellent stability over temperature and improved reliability.
- Unipolar and bipolar current and voltage output versions are available to fill a wide range of system requirements.
- The AD DAC71 and AD DAC72 are improved second source replacements for DAC71 and DAC72 devices from other manufacturers.

1

SPECIFICATIONS (@ $T_A = +25^{\circ}C$, rated power supplies unless otherwise noted)

MODEL	AD DA MIN	TYP	MAX	MIN	AD DAC7. TYP	2C MAX	MIN	AD DAC7	2 MAX	UNITS	
DIGITAL INPUTS Resolution Logic Levels (TTL-Compatible) ¹ Logical "1" Logical "0"	+2.4	16	+ 5.5	+ 2.4 + 0	16	+ 5.5 + 0.4	+ 2.4	16 •	+ 5.5	Bits V dc	
ACCURACY ² Linearity Error at 25°C Gain Error ⁴ , Voltage Current Offset Error ⁴ , Voltage, Unipolar Voltage, Bipolar Current, Unipolar Current, Bipolar Monotonicity Temp. Range (14-Bits)	0	± 0.01 ± 0.05 ± 0.1	± 0.003 ± 0.1 ± 0.25 ± 2.0 ± 5.0 ± 1.0 ± 5.0 ± 5.0	0	$\pm 0.05 \pm 0.05 \pm 0.1$	± 0.003 ± 0.15 ± 0.25 ± 2.0 ± 10.0 ± 1.0 ± 5.0 ± 50	+ 0	$\pm 0.05 \pm 0.05 \pm 0.1$	+0.4 ± 0.003 ± 0.15 ± 0.25 ± 2.0 ± 10.0 ± 1.0 ± 5.0 +70	V dc % of FSR ³ % mV mV μA μA °C	
DRIFT (Over Specified Temp. Range) Total Bipolar Drift (includes gain, offset, and linearity drift) Voltage T _{min} to 25°C 25°C to T _{max} Current T _{min} to T _{max}		±7 ±7 ±15	± 15 ± 15		± 7 ± 7 ± 15	± 15 ± 15		± 5 ± 5 ± 10	± 19 ± 11	ppm of FSR/°C ppm of FSR/°C	а А
Voltage, Uniplar Tmin to 25°C + 25°C to Tmax Voltage, Biglolar		215	± 0.083 ± 0.083		115	± 0.083 ± 0.083		10	± 0.100 ± 0.072	ppm of FSR/°C % of FSR % of FSR	
T _{min} to 425°C + 25°C to T _{ma} Success, Unity flar (T _{min} to T _{max}) Bigener (T _{min} to T _{max})		$\left\langle \right\rangle$	± 0.071 ± 0.01 ± 0.23 ± 0.23	ζ	$\overline{}$	± 0.071 ± 0.071 ± 0.23 ± 0.23			± 0.100 ± 0.072 ± 0.24 ± 0.24	% of FSR % of FSR % of FSR % of FSR	
TEMPERATURE OEFFICIENTS Gain Voltage T _{min} to + 25°C + 25°C to T _{max} Current	$\left[\left[\right] \right]$	±15	±15 ±15		± 15) ± 15 ± 15	/		±15 ±7	ppm of FSR/ C	
Offset Voltage, Unipolar Bipolar Current, Unipolar Bipolar Differential Linearity over Temperature Linearity Error over Temperature		± 1 ± 15	$\begin{array}{c} \pm 2 \\ \pm 10 \\ \pm 1 \\ \pm 2 \\ \pm 2 \end{array}$		± 1 ± 15	± 10 ± 1 ± 2 ± 2			± 2 ± 8 ± 1 ± 1 ± 1	ppm of FSR/°C ppm of FSR/°C ppm of FSR/°C ppm of FSR/°C ppm of FSR/°C	
SETTLING TIME Voltage Models (to ± 0.003% of FSR) Output: 20V Step ILSB Step ⁶ Slew Rate Current Models (to ± 0.003% of FSR) ⁷		5 3 20	10 5		5 3 20	10 5	01	5 3 20	10 5	ppm of FSR-C μs μs V/μs	
Output: 2mA step 10Ω to 100Ω Load 1kΩ Load Switching Transient ANALOG OUTPUT		500	1 3		500	1 3		500	1 3	μs μs mV	
Voltage Models RangesCSB COB Output Current Output Impedance (dc) Short Circuit Duration Current Models	± 5 Inde	0 to + 10 ± 10 0.05 efinite to Co	mmon	± 5 Inde	0 to + 10 ± 10 0.05 finite to Com	ітол	±5 Inde	0 to + 10 ± 10 0.05 finite to Com	imon	V V mA Ω	
Ranges-CSB COB Output Impedance-Unipolar Bipolar		0 to - 2 ± 1 6.0 3.0			0 to 2 ±1 6.0 3.0			0 to - 2 ± 1 6.0 3.0		mA mA kΩ kΩ	
Compliance NTERNAL REFERENCE VOLTAGE Maximum External Current ⁸ Temp. Coeff. of Drift	6.0	6.3	+ 10 6.6 ± 3 ± 10	1.5 6.0	6.3	+ 10 6.6 + 3 + 10	6.0	6.3	+ 10 6.6 + 3 + 5	V V mA ppm/°C	
OWER SUPPLY SENSITIVITY Unipolar Offset ± 15V dc + 5V dc Bipolar Offset ± 15V dc		± 0.0001 ± 0.0001 ± 0.0004			± 0.0001 ± 0.0001			± 0.0001 ± 0.0001		% of FSR/% Vs % of FSR/% Vs	
+ SV dc		± 0.0004 ± 0.0001			± 0.0004 ± 0.0001			± 0.0004 ± 0.0001		% of FSR/% V _S % of FSR/% V _S	

MODEL	AD DAG MIN	C71/AD D TYP	AC71H MAX	A MIN	D DAC72 TYP	2C MAX	MIN A	D DAC7. TYP	2 MAX	UNITS
POWER SUPPLY SENSITIVITY (Continued) Gain ± 15V dc + 5V dc		± 0.001 ± 0.0005			+ 0.001 ± 0.0005			± 0,001 ± 0.0005	4	% of FSR/% V _S % of FSR/% V _S
POWER SUPPLY REQUIREMENTS										
DAC71/72	± 14.5,	±15.0,	• 15.5,	: 14.5,	± 15.0,	: 15.5,	± 14.5,	± 15.0,	: 15.5,	
	+ 4.75	+ 5.0	+ 5.25	+ 4.75	+ 5.0	+ 5.25	+ 4.75	+ 5.0	+ 5.25	V dc
Supply Drain, +15V dc (no load)		10	20	1	10	20		10	20	mA
- 15V dc (no load)		30	55		30	55		30	55	mA
+ 5V dc (logic supply)		10	20		10	20		10	20	mA
TEMPERATURE RANGE										1.000 0000
Specification	0		+ 70	0		+ 70	- 25		+ 85	°C
Operating (double above Drift Specs)	- 25		+ 85	- 25		+ 85	55		+ 100	°C
Storage	- 55		+ 100	- 55		+ 100	- 55		+ 110	°C




Figure 1. External Adjustment and Voltage Supply Connection Diagram, Current Model

Figure 2. External Adjustment and Voltage Supply Connection Diagram, Voltage Model

ORDERING GUIDE


Model Output		Input Code	Temperature Range	Seal	Package Option*
AD DAC71–COB–I	Current	Comp. Offset Binary	0 to + 70°C	Polymer	DH-24D
AD DAC71–CSB–I	Current	Comp. Straight Binary	0 to + 70°C	Polymer	DH-24D
AD DAC71H–COB–I	Current	Comp. Offset Binary	0 to + 70°C	Hermetic	DH-24D
AD DAC71H–CSB–I	Current	Comp. Straight Binary	0 to + 70°C	Hermetic	DH-24D
AD DAC72C–COB–I	Current	Comp. Offset Binary	0 to + 70°C	Hermetic	DH-24D
AD DAC72C–CSB–I	Current	Comp. Straight Binary	0 to + 70°C	Hermetic	DH-24D
AD DAC72–COB–I	Current	Comp. Offset Binary	- 25°C to + 85°C	Hermetic	DH-24D
AD DAC72–CSB–I	Current	Comp. Straight Binary	- 25°C to + 85°C	Hermetic	DH-24D
AD DAC71–COB–V	Voltage	Comp. Offset Binary	0 to + 70°C	Polymer	DH-24D
AD DAC71–CSB–V	Voltage	Comp. Straight Binary	0 to + 70°C	Polymer	DH-24D
AD DAC71H–COB–V	Voltage	Comp. Offset Binary	0 to + 70°C	Hermetic	DH-24D
AD DAC71H–CSB–V	Voltage	Comp. Straight Binary	0 to + 70°C	Hermetic	DH-24D
AD DAC72C–COB–V	Voltage	Comp. Offset Binary	0 to + 70°C	Hermetic	DH-24D
AD DAC72C–CSB–V	Voltage	Comp. Straight Binary	0 to + 70°C	Hermetic	DH-24D
AD DAC72–COB–V	Voltage	Comp. Offset Binary	- 25°C to + 85°C	Hermetic	DH-24D
AD DAC72–CSB–V	Voltage	Comp. Straight Binary	- 25°C to + 85°C	Hermetic	DH-24D

*See Section 13 for package outline information.

2

PRESERVING THE ACCURACY OF THE AD DAC/1 AND AD DAC72

A great deal of care must be exercised when using high resolution converters such as the AD DAC71 and AD DAC72. Since one least significant bit of a 16-bit converter (LSB) represents an analog voltage of only 153 microvolts out of a 10V scale, normally negligible error sources become significant. Series resistances of connectors and wiring can be major contributors, as can thermocouple effects. Figure 3 illustrates the connections for voltage output versions of the AD DAC71 and AD DAC72.



The current output versions of the AD DAC71 and AD DAC72 use an external operational amplifier to convert the output current to an output voltage. The recommended configuration is shown in Figure 4. Notice that this configuration permits the voltage at






Figure 4. Connections for AD DAC71 and AD DAC72 Current Output Versions

the load to the sensed remotely. The resistance (R_{W1}) of the lead connecting the load to the internal feedback resistor introduces a gain error equal to $\frac{R_{W1}}{R_{LOAD}}$, independent of R_{LOAD} and R_{W2} . The error contributed by R_{W3} depends upon where the output is measured. If the output is measured between the top of R_{LOAD} and pin 20 of the DAC, no error results since R_{W3} effectively becomes part of the load resistance.

In applications where $R_{\rm W3}$ is large or large currents flow in $R_{\rm W3},$ it is necessary to use remote sensing as shown in Figure 5.






This circuit uses the output amplifier as a subtractor stage. Any spurious voltage developed across $R_{\rm W3}$ becomes a common mode voltage and its error contribution is reduced by the common mode rejection of the op amp.

In the circuits of both Figure 4 and Figure 5, R_{W2} 's effect is negligible since it is inside the loop of the amplifier. If current boosting is required in order to drive heavy loads, a suitable booster stage can be inserted between the amplifier's output and the load. Since the loop is closed from the load end, offsets and other errors induced by the booster are eliminated.

It important to minimize thermodouple effects in circuitry is also using the AD/DAC71 and AD DAC72. Recalling that 1LSB of a 16 bit, 10 volt scale converter is only 153 microvolts, a stray uncompensated thermocouple can introduce several LSBs offset in response to minor changes in ambient temperature. Any part of a circuit which includes a junction between two dissimilar metals forms a thermocouple. Such junctions include connectors, sockets, and any soldered connections. The solution to thermocouple errors is to insure that every junction is cancelled by an identical, but opposite, junction at the same temperature. While this is often automatically accomplished (for example, in a connector carrying both signal and return leads), careful attention should be given to the physical layout of circuits using the AD DAC71 and AD DAC72.

Another source of signal degradation in high-resolution converter circuits is magnetically-coupled interference from stray fields. Signal and return leads should be arranged in a way which minimizes both length and the total cross-section area of the loop. Of course, high resolution circuits should be located as far as possible from any sources of electromagnetic interference, including power transformers, digital logic and electromechanical devices.





	INCH	IES	MILLIM		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
A		0.250		6.35	
φb	0.016	0.020	0.41	0.51	
D		1.385		35.18	
E		0.810		20.57	
E1	0.590	0.610	15.00	15.50	3
е	0.100 BSC		2.54	2	
L ₁	0.140	0.210	3.56	5.33	

- NOTES 1. Index area; a colored bead or identification mark is located at lead one.
- 2. The basic pin spacing is 0.100" (2.54mm) between centerlines.
- 3. E_1 shall be measured at the centerline of the leads.