

HI-DAC80V

June 1989

12Bit, Low Cost, Monolithic Digital to Analog Converter

Pinout

H-DAC80V

Features

- DAC 80V Alternate Source
- . Monolithic Construction
- Fast Settling
- Guaranteed Monotonic
- Wafer Laser Trimmed
- . Applications Resistors On-Chip
- On-Board Reference
- . Dielectric Isolation (DI) Process
- ±12V Supply Operation

Applications

- High Speed A/D Converters
- Precision Instrumentation
- CRT Display Generation

TOP VIEW 24 6.3V REF OUT (MSB) BIT 1 T 23 GAIN ADJUST BIT 2 2 22 + Vs вт з 3 BIT 4 4 21 COMMON BIT 5 5 20 E JUNCTION 19 20V FLANGE 18 10V RANGE вп в 17 BIPOLAR OFFSET 16 REF INPUT BIT 9 9 BIT 10 10 15 V_{ООТ} 14 - Vs BIT 11 11 (LSB) BIT 12 12 13 N/C

Description


The HI-DAC80V is a monolithic direct replacement for the popular DAC80 and AD DAC80. Single chip construction along with several design innovations make the HI-DAC80V the optimum choice for low cost, high reliability applications. Harris' unique Dielectric Isolation (DI) processing reduces internal parasitics resulting in fast switching times and minimum glitch. On board span resistors are provided for good tracking over temperature, and are laser trimmed to high accuracy.

Internally the HI-DAC80V eliminates code dependent ground currents by routing current from the positive supply to the internal ground node, as determined by an

auxiliary R-2R ladder. This results in a cancellation of code dependent ground currents allowing virtually zero variation in current through the package common, nin 21

The HI-DAC80V is available as a voltage output device which is guaranteed over the 0°C to +75°C temperature range. It includes a buried zener reference featuring low temperature coefficient as well as an on board operational amplifier. The HI-DAC80V requires only two power supplies and will operate in the range of \pm (11.4V to 16.5V).

Functional Block Diagram



CAUTION: These devices are sensitive to electrostatic discharge. Proper LC, handling procedures should be followed.

Copyright © Harris Corporation 1989

Specifications HI-DAC80V

ower Supply Inputs +Vs	20V Max Juno	outs (Bits 1 to 12) ction Temperature g Temperature Ra femperature Ranç	nge		+ 175 0°C to +75
lectrical Specifications Unles	s Otherwise Specified, T _A = +25°C, V	-			
PARAMETER	CONDITIONS	MIN	MIN TYP MAX		
RESOLUTION		-	-	12	UNITS
DIGITAL INPUT (Note 3)	. L	<u>'</u>	1		1
Logic Levels	TTL Compatible		<u> </u>		T
Logic "1"	At +1μA	+2	-	+5.5	Volts
Logic "0"	At -100μA	0	-	+0.8	Volts
ACCURACY (Note 3)		<u> </u>	<u> </u>	<u> </u>	
Linearity Error	Full Temperature	-	±1/4	±1/2	LSB
Differential Linearity Error	Full Temperature	-	±1/2	±3/4	LSB
Monotonicity	Full Temperature		Guaranteed		1
Gain Error (Notes 2, 4)	Full Temperature	-	±0.1	±0.3	%FSR
Offset Error (Note 2)	Fuli Temperature	-	±0.05	±0.15	%FSR
DRIFT (Note 3)					
Total Bipolar Drift (Includes Gain, Offset and Linearity Drifts.)	Full Temperature	-	T -	±20	PPM/00
Total Error	Full Temperature				
Unipolar (Note 6)		-	±0.08	±0.15	%FSR
Bipolar (Note 6)		-	±0.06	±0.1	%FSR
Gain	With Internal Reference	-	±15	±30	PPM/º0
	Without Internal Reference	-	±7	-	PPM/PC
Unipolar Offset		-	±1	±3	PPM/°C
Bipolar Offset			±5	±10	PPM/º0
CONVERSION SPEED					
Setting Time (Note 3)	Full Scale Transition all Bits				
With 10K Feedback	ON to OFF or OFF to ON	-	3	-	μs
With 5K Feedback	to ±0.01% of FSR	-	1.5	-	μз
For 1 LSB Change		-	1.5	-	μs
Slew Rate		10	15	-	V/µs

Specifications HI-DAC80V

Electrical Specifications (Continued) Unless Otherwise Specified, TA = +25°C, VS ±12V to ±15V (Note 5), Pin 16 to Pin 24.

		HI-DAC80V-5			
PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
ANALOG OUTPUT					-
Output Ranges		T -	±2.5	-	V
		-	±5	-	v
		-	±10	-	v
		-	0 to 5	-	V
		-	0 to 10	-	V
Output current		±5	-	-	mA
Output Resistance		-	0.05		រ
Short Circuit Duration	To Common	Continuous			
INTERNAL REFERENCE				_	
Output Voltage		6.250	+6.3	6.350	v
Output Impedence		-	1.5	-	Ω
External Current		-	-	+2.5	mA
Tempco of Drift		-	5	-	PPM/°C
POWER SUPPLY SENSITIVITY (Note 3, 5)				
+15V Supply		-	0.001	0.002	%FSR
-15V Supply		-	0.001	0.002	%V _S
POWER SUPPLY REQUIREMENTS (Note	3 5)				
Voltage Range					
+V _S	Full Temperature	+11.4	+15	+16.5	V
-V _S	Full Temperature	-11.4	-15	-16.5	V
Current					
+IS	Full Temperature V _S = ±15V	-	+12	+15	mA
-I _S	Full Temperature V _S = ±15V	-	-15	-20	mA

NOTES: 1. Absolute maximum ratings are limiting values applied individually, beyond which the serviceability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied.

- 2. Adjustable to zero using external potentiometers.
- 3. See definitions
- 4. FSR is "full scale range" and is 20V for $\pm 10V$ range, 10V for $\pm 5V$ range, etc.
- The HI-DAC80V will operate with supply voltages as low as ±11.4V. It is recommended that
 output voltage range -10V to +10V not be used if the supply voltages are less than ±12.5V.
- 6. With Gain and Offset errors adjusted to zero at +25°C.

Definitions of Specifications

Digital Inputs

The HI-DAC80V accepts digital input codes in complementary binary, complementary offset binary, and complementary two's complement binary.

	ANALOG OUTPUT		
DIGITAL INPUT	COMPLE- MENTARY STRAIGHT BINARY	COMPLE- MENTARY OFFSET BINARY	COMPLE- MENTARY TWO'S COMPLEMENT*
MSBLSB 000000 100000 111111 011111	+Full Scale Mid Scale-1 LSB Zero +1/2 Full Scale	+Full Scale -1 LSB -Full Scale Zero	-LSB +Full Scale Zero -Full Scale

^{*} Invert MSB with external inverter to obtain CTC Coding.

Settling Time

That interval between application of a digital step input, and final entry of the analog output within a specified window about the settled value. Harris Semiconductor usually specifies a unipolar 10V full scale step, to be measured from 50% of the input digital transition, and a window of $\pm 1/2$ LSB about the final value. The device output is then rated according to the worst (longest settling) case: low to high, or high to low. In a 12 bit system $\pm 1/2$ LSB = $\pm 0.012\%$ of FSR.

Thermal Drift

Thermal drift is based on measurements at +25°C, at high (T_H) and low (T_L) temperatures. Drift calculations are made for the high (T_H -25°C) and low (+25°C- T_L) ranges, and the larger of the two values is given as a specification representing worst case drift.

Gain Drift, Offset Drift, Reference Drift and Total Bipolar Drift are calculated in parts per million per OC as follows:

$$\begin{aligned} & \text{Gain Drift} = \frac{\Delta \text{ FSR}/\Delta^{\text{O}}\text{C}}{\text{FSR}} \times 10^{6} \\ & \text{Offset Drift} = \frac{\Delta \text{ Offset}/\Delta^{\text{O}}\text{C}}{\text{FSR}} \times 10^{6} \\ & \text{Reference Drift} = \frac{\Delta \text{ V}_{\text{REF}}/\Delta^{\text{O}}\text{C}}{\text{V}_{\text{REF}}} \times 10^{6} \\ & \text{Total Bipolar Drift} = \frac{V_{\text{O}}/\Delta^{\text{O}}\text{C}}{\text{FSR}} \times 10^{6} \end{aligned}$$

NOTE: FSR = Full Scale Output Voltage -Zero Scale Output Voltage

$$\begin{split} \Delta \; \text{FSR} &= \text{FSR} \; (\text{T}_{\text{H}}) - \text{FSR} \; (+25^{\circ}\text{C}) \\ \text{or FSR} \; (+25^{\circ}\text{C}) - \text{FSR} \; (\text{T}_{\text{L}}) \\ V_{\text{O}} &= \text{Steady-state response to any input code.} \end{split}$$

Total Bipolar Drift is the variation of output voltage with temperature, in the bipolar mode of operation. It represents the net effect of drift in Gain, Offset, Linearity and Reference

Voltage. Total Bipolar Drift values are calculated, based on measurements as explained above. Gain and Offset need not be calibrated to zero at +25°C. The specified limits for TBD apply for any input code and for any power supply setting within the specified operating range.

Accuracy

LINEARITY ERROR (Short for "Integral Linearity Error." Also, sometimes called "Integral Nonlinearity" and "Nonlinearity".)- The maximum deviation of the actual transfer characteristic from an ideal straight line. The ideal line is positioned according to end-point linearity for D/A converter products from Harris Semiconductor, i.e. the line is drawn between the end-points of the actual transfer characteristic (codes 00...0 and 11...1).

DIFFERENTIAL LINEARITY ERROR - The difference between one LSB and the output voltage change corresponding to any two consecutive codes. A Differential Nonlinearity of ±1 LSB or less guarantees monotonicity.

MONOTONICITY - The property of a D/A converter's transfer function which guarantees that the output derivative will not change sign in response to a sequence of increasing (or decreasing) input codes. That is, the only output response to a code change is to remain constant, increase for increasing code, or decrease for decreasing code.

TOTAL ERROR - The net output error resulting from all internal effects (primarily non-ideal Gain, Offset, Linearity and Reference Voltage). Supply voltages may be set to any values within the specified operating range. Gain and offset errors must be calibrated to zero at +25°C. Then the specified limits for Total Error apply for any input code and for any temperature within the specified operating range.

Power Supply Sensitivity

Power Supply Sensitivity is a measure of the change in gain and offset of the D/A converter resulting from a change in -V_S, or +V_S supplies. It is specified under DC conditions and expressed as full scale range percent of change divided by power supply percent change.

$$P.S.S. = \frac{\Delta \text{ Full Scale Range x 100}}{\text{Full Scale Range (Nominal)}}$$

$$\frac{\Delta \text{ V}_{S} \times 100}{\text{V}_{S} \text{ (Nominal)}}$$

Glitch

A glitch on the output of a D/A converter is a transient spike resulting from unequal internal ON-OFF switching times. Worst case glitches usually occur at half-scale i.e. the major carry code transition from 011...1 to 100...0 or vice versa. For example, if turn ON is greater than OFF for 011...1 to 100...0, an intermediate state of 000...0 exists, such that, the output momentarily glitches toward zero output. Matched switching times and fast switching will reduce glitches considerably. (Measured as one half the Product of duration and amplitude.)

Decoupling and Grounding

For best accuracy and high frequency performance, the grounding and decoupling scheme shown in figure 1 should be used. Decoupling capacitors should be connected close to the HI-DAC80V (preferably to the device pins) and should be tantalum or electrolytic bypassed with ceramic types for best high frequency noise rejection.




FIGURE 1.

Reference Supply

An internal 6.3 Volt reference is provided on board the HI-DAC80V. The voltage (pin 24) is accurate to ±0.8% and must be connected to the reference input (pin 16) for specified operation. This reference may be used externally, provided current drain is limited to 2.5mA. An external buffer amplifier is recommended if this reference is to be used to drive other system components. Otherwise, variations in the load driven by the reference will result in gain variations of the HI-DAC80V. All gain adjustments should be made under constant load conditions.

Output Voltage Ranges

HI-DAC80V




FIGURE 2.

RANGE CONNECTIONS

		CONNECT		
	RANGE	PIN 15	PIN 17	PIN 19
Unipolar	0 to +5V	18	N.C.	20
	0 to +10V	18	N.C.	N.C.
Bipolar	±2.5V	18	20	20
	±5V	18	20	N.C.
	±10V	19	20	15

Gain and Offset Calibration

UNIPOLAR CALIBRATION

Step 1: Offset

Turn all bits OFF (11...1) Adjust R₂ for zero volts out

Step 2: Gair

Turn all bits ON (00...0) Adjust R₁ for FS-1LSB

That is:

4.9988 for 0 to +5V range 9.9976 for 0 to +10V range

BIPOLAR CALIBRATION

Step 1: Offset

Turn all bits OFF (11...1)

Adjust Ro for Negative FS

That is:

-10V for ±10V range

-5V for ±5V range

-2.5V for ±2.5 range

Step 2: Gain

Turn all bits ON (00...0)

Adjust R₁ for positive FS-1LSB

That is:

+9.9951 V for ±10V range

+4.9976V for ±5V range

+2.4988V for ±2.5V range

This Bipolar procedure adjusts the output range end points. The maximum error at zero (half scale) will not exceed the Linearity error. See the "Accuracy" specifications.

HI-DAC80V

Die Characteristics

Transistor Count	214
Die Size	8 x 163 mils
Thermal Impedance;	
θja	79°C/W
θjc Tie Substrate to:	20°C/W
Tie Substrate to:	Ground
Process	. Bipolar-DI

Ordering Information

PART NUMBER	TEMPERATURE RANGE	PACKAGE
HI1-DAC80V-5	0°C to +75°C	24 Pin Ceramic DIP
HI3-DAC80V-5	0°C to +75°C	24 Pin Plastic DIP

Note: The Ceramic DIP package will be discontinued in the future and is not recommended for new designs.

NOTICE: Harris Semiconductor's products are sold by description only. Harris Semiconductor reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders.

For maintenance of performance and reliability, Harris Semiconductor strongly recommends that the "I.C. Handling Procedures", located in Section 1 of the current Analog Products Data Book, be followed closely by any activity involved with I.C. products.