# FAIRCHILD

SEMICONDUCTOR

# **FQB6N60C / FQI6N60C** 600V N-Channel MOSFET

### **General Description**

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction, electronic lamp ballasts based on half bridge topology.

### Features

- 5.5A, 600V,  $R_{DS(on)}$  = 2.0 $\Omega$  @V<sub>GS</sub> = 10 V Low gate charge ( typical 16 nC)
- Low Crss (typical 7 pF) •
- Fast switching
- 100% avalanche tested
- · Improved dv/dt capability



# Absolute Maximum Ratings T<sub>C</sub> = 25°C unless otherwise noted

Symbol	Parameter	FQB6N60C / FQI6N60C		Units	
V <sub>DSS</sub>	Drain-Source Voltage	600		V	
I <sub>D</sub>	Drain Current - Continuous ( $T_C = 25^{\circ}C$ )		5.5	5.5 *	Α
	- Continuous (T <sub>C</sub> = 100°C	)	3.3	3.3 *	Α
I <sub>DM</sub>	Drain Current - Pulsed	(Note 1)	22	22 *	Α
V <sub>GSS</sub>	Gate-Source Voltage	± 30		V	
E <sub>AS</sub>	Single Pulsed Avalanche Energy	300		mJ	
I <sub>AR</sub>	Avalanche Current	(Note 1)	5.5		Α
E <sub>AR</sub>	Repetitive Avalanche Energy (Not		1:	2.5	mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)		4.5		V/ns
P <sub>D</sub>	Power Dissipation ( $T_C = 25^{\circ}C$ )	125		W	
	- Derate above 25°C	1.0		W/°C	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range	-55 to +150		°C	
Τ <sub>L</sub>	Maximum lead temperature for soldering pu 1/8" from case for 5 seconds	3	00	°C	

\* Drain current limited by maximum junction temperature.


# **Thermal Characteristics**


Symbol	Parameter	Тур	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	-	1.0	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient*	-	40	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	-	62.5	°C/W


©2004 Fairchild Semiconductor Corporation


FET®


Symbol	Parameter	Test Conditions	3	Min	Тур	Мах	Units
Off Cha	racteristics						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA		600			V
ΔBV <sub>DSS</sub> ′ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, Referenced	to 25°C		0.6		V/°C
DSS	Zara Cata Valtaga Drain Current	V <sub>DS</sub> = 600 V, V <sub>GS</sub> = 0 V			1	μA	
	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 480 V, T <sub>C</sub> = 125°C	;			10	μA
GSSF	Gate-Body Leakage Current, Forward	$V_{GS}$ = 30 V, $V_{DS}$ = 0 V				100	nA
GSSR	Gate-Body Leakage Current, Reverse	$V_{GS}$ = -30 V, $V_{DS}$ = 0 V				-100	nA
On Cha	racteristics						
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$		2.0		4.0	V
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 2.75 A			1.7	2.0	Ω
ĴFS	Forward Transconductance	V <sub>DS</sub> = 40 V, I <sub>D</sub> = 2.75 A	(Note 4)		4.8		S
	c Characteristics						
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0 V,			620	810	pF
C <sub>oss</sub>	Output Capacitance	f = 1.0 MHz			65	85	pF
S <sub>rss</sub>	Reverse Transfer Capacitance			7	10	pF	
Switchi	ng Characteristics						
d(on)	Turn-On Delay Time	V <sub>DD</sub> = 300 V, I <sub>D</sub> = 5.5A,			15	40	ns
r	Turn-On Rise Time	$R_{G} = 25 \Omega$			45	100	ns
d(off)	Turn-Off Delay Time	NG 2032			45	100	ns
f	Turn-Off Fall Time	+	(Note 4, 5)		45	100	ns
ζ <sup>g</sup>	Total Gate Charge	V <sub>DS</sub> = 480 V, I <sub>D</sub> = 5.5A,			16	20	nC
ସୁ <sub>gs</sub>	Gate-Source Charge	V <sub>GS</sub> = 10 V			3.5		nC
ე <sub>gd</sub>	Gate-Drain Charge		(Note 4, 5)		6.5		nC
Drain-S	ource Diode Characteristics a	nd Maximum Rating	s				
s	Maximum Continuous Drain-Source Did	ode Forward Current				5.5	Α
SM	Maximum Pulsed Drain-Source Diode F	Forward Current				22	Α
/ <sub>SD</sub>	Drain-Source Diode Forward Voltage	$V_{GS}$ = 0 V, I <sub>S</sub> = 5.5 A				1.4	V
'n	Reverse Recovery Time	$V_{GS}$ = 0 V, $I_{S}$ = 5.5 A,			310		ns
Q <sub>rr</sub>	Reverse Recovery Charge	dI <sub>F</sub> / dt = 100 A/µs	(Note 4)		2.1		μC
L = 18.2mH, I <sub>SD</sub> ≤ 5.5A, d Pulse Test :	ating : Pulse width limited by maximum junction tempe $I_{AS} = 5.5 \text{ A}, V_{DD} = 500, R_G = 25 \Omega, Starting T_J = 25^{\circ} ii/dt \leq 200 \text{A/}\mu\text{s}, V_{DD} \leq BV_{DSS} Starting T_J = 25^{\circ}\text{C} Pulse width \leq 300 \mu\text{s}, Duty cycle \leq 2\% addenoted of operating temperature$						












Rev. A, March 2004



### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FACT Quiet Series™	ImpliedDisconnect™	PACMAN™	SPM™
ActiveArray™	FAST®	ISOPLANAR™	POP™	Stealth™
Bottomless™	FASTr™	LittleFET™	Power247™	SuperFET™
CoolFET™	FPS™	MICROCOUPLER™	PowerSaver™	SuperSOT™-3
CROSSVOLT™	FRFET™	MicroFET™	PowerTrench <sup>®</sup>	SuperSOT™-6
DOME™	GlobalOptoisolator™	MicroPak™	QFET <sup>®</sup>	SuperSOT™-8
EcoSPARK™	GTO™່	MICROWIRE™	QS™	SyncFET™
E <sup>2</sup> CMOS™	HiSeC™	MSX™	QT Optoelectronics <sup>™</sup>	TinyLogic®
EnSigna™	l²C™	MSXPro™	Quiet Series <sup>™</sup>	TINYOPTO™
FACT™	<i>i-Lo</i> ™	OCX™	RapidConfigure™	TruTranslation™
Across the boar	d. Around the world.™	OCXPro™	RapidConnect™	UHC™
The Power Fran		OPTOLOGIC <sup>®</sup>	SILENT SWITCHER <sup>®</sup>	UltraFET <sup>®</sup>
Programmable A		OPTOPLANAR™	SMART START™	VCX™

### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### **PRODUCT STATUS DEFINITIONS**

**Definition of Terms** 

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	•	Rev. 110



BUY

Datasheet

datasheet

PDF

<u></u>=- '

Download this

Home >> Find products >>

# FQI6N60C

600V N-Channel Advance Q-FET C-Series

### Contents

 General description Features Product status/pricing/packaging •Order Samples

Qualification Support

### **General description**

These N-Channel enhancement mode power field effect transistors are produced using Fairchild.s proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction, electronic lamp ballasts based on half bridge topology.

### back to top


### Features

- 5.5A, 600V, R<sub>DS(on)</sub> = 2.0Ω @V<sub>GS</sub> = 10V
- Low gate charge (typical 16 nC)
- Low Crss (typical 7 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability

### back to top

Product status/pricing/packaging

BUY



## **Related Links**

Request samples

How to order products

Product Change Notices (PCNs)

Support

Sales support

Quality and reliability

Design center

This page Print version

e-mail this datasheet

FQI6N60CTU	Full Production	Full Production	\$1.12	<u>TO-262(I2PAK)</u>	3	RAIL	Line 1: <b>\$Y</b> (Fairchild logo) & <b>Z</b> (Asm. Plant Code) & <b>4</b> (4-Digit Date Code)
------------	-----------------	--------------------	--------	----------------------	---	------	---

\* Fairchild 1,000 piece Budgetary Pricing \*\* A sample button will appear if the part is available through Fairchild's on-line samples program. If there is no sample button, please contact a <u>Fairchild distributor</u> to obtain samples

Ø Indicates product with Pb-free second-level interconnect. For more information click here.

Package marking information for product FQI6N60C is available. Click here for more information .

## back to top

### **Qualification Support**

Click on a product for detailed qualification data

Product FQI6N60CTU

back to top

© 2007 Fairchild Semiconduct	2007	07 Fairchild Se	emiconducto
------------------------------	------	-----------------	-------------



Products | Design Center | Support | Company News | Investors | My Fairchild | Contact Us | Site Index | Privacy Policy | Site Terms & Conditions | Standard Terms & Conditions (