

80C88/883

June 1989

CMOS 8/16 Bit Microprocessor

Features


- This Circuit is Processed in Accordance to Mil-Std-883 and is Fully Conformant Under the Provisions of Paragraph 1.2.1.
- Compatible with NMOS 8088
- Direct Software Compatibility with 80C86, 8086, 8088
- 8 Bit Data Bus Interface; 16 Bit Internal Architecture
- 5MHz Operation 80C88/883
- 8MHz Operation 80C88-2/883
- . Low Power Operation
 - ► ICCSB 500µA Maximum
 - ► ICCOP10mA/MHz Maximum
- 1 Megabyte of Direct Memory Addressing Capability
- 24 Operand Addressing Modes
- · Bit, Byte, Word, and Block Move Operations
- . 8 and 16 Bit Signed/Unsigned Arithmetic
- Bus-Hold Circuitry Eliminates Pull-up Resistors
- Military Operating Temperature ... -55°C to +125°C Range


Description

The Harris 80C88/883 high performance 8/16-bit CMOS CPU is manufactured using a self-alligned silicon gate CMOS process (Scaled SAJI IV). Two modes of operation, MINimum for small systems and MAXimum for larger applications such as multiprocessing, allow user configuration to achieve the highest performance level.

Full TTL compatibility (with the exception of CLOCK) and industry-standard operation allow use of existing NMOS 8088 hardware and Harris CMOS peripherals.

Complete software compatibility with the 80C86, 8086, and 8088 microprocessors allows use of existing software in new designs.





Pin Description

The following pin function descriptions are for 80C88/883 connection to the 80C88/883 (without regard to additional bus systems in either minimum or maximum mode. The "local bus" in these descriptions is the direct multiplexed bus interface

buffers).

SYMBOL	PIN NUMBER	TYPE	DESCRIPTION	ON		· -					
AD7-AD0	9-16	1/0	(T2, T3, Tw and T4) bus. These lines are active HIGH and	DDRESS DATA BUS: These lines constitute the time multiplexed memory/IO address (T1) and data 2, T3, Tw and T4) bus. These lines are active HIGH and are held at high impedance to the last valid wel during interrupt acknowledge and local bus "hold acknowledge" or "grant sequence".							
A15-A8	2-8,39	0	ADDRESS BUS: These lines provide address bits 8 through lines do not have to be latched by ALE to remain valid. A impedance to the last valid logic level during interrupt acor "grant sequence".	15-A8 ar	e active	HIGH and are held at high					
A19/S6, A18/S5, A17/S4	35 36 37	000	ADDRESS/STATUS: During T1, These are the four most tions. During I/O operations, these lines are LOW. During	significa memor	ant addr	ess lines for memory opera- O operations, status infor-					
A16/S3	38	0	mation is available on these lines during T2, T3, Tw and T4. S6 is always LOW. The status of the interrupt enable flag bit (S5) is updated at the	54	\$3	CHARACTERISTICS					
			beginning of each clock cycle. S4 and S3 are encoded as shown.	0	0	Alternate Data Stack					
			This information indicates which segment register is presently being used for data accessing.	1	0	Code or None Data					
			These lines are held at high impedance to the last valid to or "grant sequence".	ogic level	during	local bus "hold acknowledge					
an an	32	0	READ: Read strobe indicates that the processor is perform the state of the IO/\overline{M} pin or $\overline{52}$. This signal is used to r local bus. \overline{RD} is active LOW during T2, T3 and Tw of any in T2 until the 80C88/883 local bus has floated.	ead devi	ces whi	ch reside on the 80C88/883					
			This line is held at a high impedance logic one state during	ng "hold	acknow	ledge" or "grant sequence".					
READY	22	-	data transfer. The RDY signal from memory or I/O is sync	READY: is the acknowledgement from the addressed memory or I/O device that it will complete the data transfer. The RDY signal from memory or I/O is synchronized by the 82C84A clock generator to form READY. This signal is active HIGH. The 80C88/883 READY input is not synchronized. Correct operation is not guaranteed if the set up and hold times are not met.							
INTR	18	-	INTERRUPT REQUEST: is a level triggered input which instruction to determine if the processor should enter into routine is vectored to via an interrupt vector lookup table masked by software resetting the interrupt enable bit. IN active HIGH.	o an inter located i	rupt ack n syster	knowlege operation. A sub- n memory. It can be internally					
TEST	23	_	TEST: input is examined by the "wait for test" instruction ues, otherwise the processor waits in an "idle" state. This clock cycle on the leading edge of CLK.	n. If the T	EST inpo	ut is LOW, execution contin- onized internally during each					
NMI	17	_	NONMASKABLE INTERRUPT: is an edge triggered inputs vectored to via an interrupt vector lookup table located nally by software. A transition from a LOW to HIGH initiat instruction. This input is internally synchronized.	in syster	n memo	ry. NMI is not maskable inter-					
RESET	21	I	RESET: causes the processor to immediately terminate LOW to HIGH and remain active HIGH for at least four cit in the instruction set description, when RESET returns LO	ock cycle	s. It rest	arts execution, as described					
CLK	19	I	CLOCK: provides the basic timing for the processor and duty cycle to provide optimized internal timing.	bus con	troller. It	is asymmetric with a 33%					
vcc	40		VCC: is the +5V power supply pin. A $0.1\mu F$ capacitor bet decoupling.	ween pir	ns 20 an	d 40 is recommended for					
GND	1, 20		GND: are the ground pins (both pins must be connected pins 1 and 20 is recommended for decoupling.	to syster	m groun	d). A 0.1μF capacitor between					
MN/MX	33	1	MINIMUM/MAXIMUM: indicates the mode in which the p discussed in the following sections.	rocesso	r is to op	perate. The two modes are					

Pin Description

The following pin function descriptions are for the 80C88/ 883 minimum mode (i.e., $MN/\overline{MX} = VCC$). Only the pin described; all other pin functions are as described above.

MINIMUM MODE SYSTEM

SYMBOL	PIN NUMBER	TYPE	DESC	RIPTIO	N						
IO/M	28	0	STATUS LINE: is an inverted maximum mode $\overline{S2}$. It is used to distinguish a memory access from an I/6 access. IO/ \overline{M} becomes valid in the $\overline{14}$ preceding a bus cycle and remains valid until the final $\overline{14}$ of the cycle (I/O = HIGH, M = LOW). IO/ \overline{M} is held to a high impedance logic one during local bus "hold acknowledge".								
WR	29	0	Write: strobe indicates that the processor is performed on the state of the IO/M signal. WR is active for T2 is held to high impedance logic one during local by	, T3 and	Tw of an	y write c					
ĪNTĀ	24	0	ITA: is used as a read strobe for interrupt acknowledge cycles. It is active LOW during T2, T3 and Tw each interrupt acknowledge cycle. Note that INTA is never floated.								
ALE	25	0		DDRESS LATCH ENABLE: is provided by the processor to latch the address into the 82C82/82C83 ddress latch. It is a HIGH pulse active during clock low of T1 of any bus cycle. Note that ALE is never							
DT/R	27	0	NATA TRANSMIT/RECEIVE: is needed in a minimum system that desires to use an 82C86/82C87 ata bus transceiver. It is used to control the direction of data flow through the transceiver. Logically, $07/\overline{R}$ is equivalent to $\overline{S1}$ in the maximum mode, and its timing is the same as for $10/\overline{M}$ (T = HIGH, it = LOW). This signal is held to a high impedance logic one during local bus "hold acknowledge".								
DEN	26	0	DATA ENABLE: is provided as an output enable fi uses the transceiver. DEN is active LOW during exa read or INTA cycle, it is active from the middle of is active from the beginning of T2 until the middle local bus "hold acknowledge".	ach mem T2 until	ory and ! the midd	I/O acce le of T4,	ss, and for INTA cycles. For while for a write cycle, it				
HOLD, HLDA	31 30	0	HOLD: indicates that another master is requestin must be active HIGH. The processor receiving the acknowledgment, in the middle of a T4 or TI clock processor will float the local bus and control lines. processor iowers HLDA, and when the processor local bus and control lines. Hold is not an asynchronous input. External synch	"hold" r cycle. S After HO needs to	equest w imultane OLD is de run ano	vill issue ous with stected a ther cyc	HLDA (HIGH) as an the issuance of HLDA the as being LOW, the le, it will again drive the				
	<u> </u>		otherwise guarantee the set up time.								
<u>550</u>	34	0	STATUS LINE: is logically equivalent to \$\overline{S0}\$ in the maximum mode. The combination of \$\overline{S0}\$, IO/M and DT/R allows the system to completely	IO/M	DT/R	\$\$0	CHARACTERISTICS				
			decode the current bus cycle status. SSO is held to high impedance logic one during local bus "hold acknowledge".	1 1 1 0 0 0	0 0 1 1 0 0 1 1	0 1 0 1 0	Interrupt Acknowledge Read I/O Port Write I/O Port Halt Code Access Read Memory Write Memory Passive				

Pin Description

The following pin descriptions are for the 80C88/883 pin functions which are unique to maximum mode are system in maximum mode (i.e., $MN/\overline{MX} = GND$). Only the described; all other pin functions are as described above.

MAXIMUM MODE SYSTEM

SYMBOL	PIN NUMBER	TYPE	DESC	RIPTION	<u> </u>		
<u>\$0</u> \$1	26 27	0	STATUS: is active during clock high of T4, T1 and T2, and is returned to the passive state	SZ	<u>51</u>	50	CHARACTERISTICS
\$2	28	0	(1, 1, 1) during T3 or during Tw when READY is HIGH. This status is used by the 82C88 bus controller to generate all memory and I/O access control signals. Any change by \$\overline{2}\$, \$\overline{3}\$1 or \$\overline{3}\$0 during T4 is used to indicate the beginning of a bus cycle, and the return to the passive state in T3 or Tw is used to indicate the end of a bus cycle. These signals are held at a high impedance logic one state during "grant sequence".	0 0 0 0 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0	Interrupt Acknowledge Read I/O Port Write I/O Port Halt Code Access Read Memory Write Memory Passive
RO/GTO, RO/GTI	31 30	I/O	REQUEST/GRANT: pins are used by other local be bus at the end of the processor's current bus cycle higher priority than RQ/GT1. RQ/GT has internal be unconnected. The request/grant sequence is as for 1. A pulse of one CLK wide from another local bus 80C88/883 (pulse 1). 2. During a T4 or TI clock cycle, a pulse one clock (pulse 2), indicates that the 80C88/883 has allow "grant sequence" state at the next CLK. The CF the local bus during "grant sequence". 3. A pulse one CLK wide from the requesting mas "hold" request is about to end and that the 80C The CPU then enters T4 (or TI if no bus cycles pulses are active LCK. Cycle after bus exchange. Pulses are active LCK the request is made while the CPU is performing T4 of the cycle when all the following conditions are 1. Request occurs on or before T2. 2. Current cycle is not the low bit of a word. 3. Current cycle is not the first acknowledge of an 4. A locked instruction is not currently executing. If the local bus is idle when the request is made the 1. Local bus will be released during the next clock 2. A memory cycle will start within 3 clocks. Now that apply with condition number 1 already satisfied	e. Each pius-hold illows (se s master wide fro powed the PUs bus interindical 88/883 (seending). It sequences met: interrupt two positions in the four references in the four referenc	n is bidi high cine RQ/G indicate m the 80 local bunterface ates to the can reclibe of thr y cycle, acknowsible events in the side of the can reclibe of the can recl	rections Timin s a loca CC88/8 s to float unit is a cee pulse it will re cettledge s ents will	al with RQ/GT0 having and, if unused, may be left g Sequence): It bus request ("hold") to the 83 to the requesting master at and that it will enter the disconnected logically from 88/883 (pulse 3) that the local bus at the next CLK. es. There must be one idle elease the local bus during sequence.
LOCK	29	0	LOCK: indicates that other system bus masters are is active (LOW). The \overline{LOCK} signal is activated by the the completion of the next instruction. This signal is one state during "grant sequence". In Max Mode, \overline{L} first \overline{INTA} cycle and removed during T2 of the second	e "LOCK active L OCK is a	" prefix OW, and automati	instruct I is held	tion and remains active until
QS1, QS0	24, 25	0	OUEUE STATUS: provide status to allow external tracking of the internal 80C88/883 instruction queue. The queue status is valid during the CLK cycle after which the queue operation is performed. Note that the queue status never goes to a high impedance state (floated).	0 0 0	0 1 0 1	No t Firs Que Emp	t Byte of Opcode From gue oty the Queue asequent Byte From
-	34	0	Pin 34 is always a logic one in the maximum mode "grant sequence".	and is he	ster indicates a local bus request ("ho a from the 80C88/883 to the requestir the local bus to float and that it will er bus interface unit is disconnected logic adicates to the 80C88/883 (pulse 3) th 883 can reclaim the local bus at the ne ing). uence of three pulses. There must be emory cycle, it will release the local bus tit: Trupt acknowledge sequence. possible events will follow: bur rules for a currently active memory and to gain control of the system bus while DCK" prefix instruction and remains a velow, and is held at a high impedar and sautomatically generated during T2 ITA cycle. DS1 QS0 CHARACTERISTI O No Operation O I First Byte of Opcode for Queue I O Empty the Queue Subsequent Byte Fror Queue		

Absolute Maximum Ratings

Reliability Information

Supply Voltage
Input, Output or I/O Voltage Applied GND-0.5V to VCC+0.5V
Storage Temperature Range65°C to +150°C
Junction Temperature +175°C
Lead Temperature (Soldering 10 sec) +300°C
ESD Classification

Thermal Resistance	θ_{ja}	θ_{jc}
Ceramic DIP Package	27.5°C/W	5.9°C/W
Ceramic LCC Package	62.2°C/W	8.6°C/W
Maximum Package Power Dissipation at +	125°C	
Ceramic DIP Package		1.82W
Ceramic LCC Package		. 806mW
Gate Count	9	750 Gates

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Operating Conditions

Operating Supply Voltage+4.5V to +5.5V	Operating Temperature Range55°C to +125°C
80C88-2/883 ONLY +4.75V to +5.25V	

TABLE 1. 80C88/883 D.C. ELECTRICAL PERFORMANCE CHARACTERISTICS

Device Guaranteed and 100% Tested, 80C88/883: VCCL = 4.5V, VCCH = 5.5V, fmax = 5MHz; 80C88-2/883: VCCL = 4.75V, VCCH = 5.25V, fmax = 8MHz

		(NOTE 1)	GROUP A		ШМ		
PARAMETER	SYMBOL	CONDITIONS	SUBGROUPS	TEMPERATURE	MIN	MAX	UNITS
Logical One Input Voltage	VIH	VCC = VCCH, Note 2	1, 2, 3	-55°C <u><</u> T <u>A</u> <u><</u> +125°C	2.2	-	٧
Logical Zero Input Voltage	VIL	Note 2	1, 2, 3	-55°C <u><</u> T _A <u><</u> +125°C	-	0.8	٧
CLK Logical One Input Voltage	VIHC	VCC = VCCH	1, 2, 3	-55°C <u><</u> T _A <u><</u> +125°C	VCC-0.8	-	٧
CLK Logical Zero Input Voltage	VILC		1, 2, 3	-55°C <u><</u> T _A <u><</u> +125°C	-	0.8	٧
Output HIGH Voltage	VOH	IOH = -2.5mA, Note 3 IOH = -100μA, Note 3	1, 2, 3 1, 2, 3	-55°C <u><</u> T _A <u><</u> +125°C	3.0 VCC-0.4	1 1	V V
Output LOW Voltage	VOL	IOL = +2.5mA, Note 3	1, 2, 3	-55°C≤T _A ≤+125°C	-	0.4	V
Input Leakage Current	II	VCC = VCCH, VIN = GND or VCC DIP Pins: 17-19, 21-23, 33	1, 2, 3	-55 ⁰ C <u><</u> T _A <u><</u> +125 ⁰ C	-1.0	+1.0	μΑ
Input Current Bus Hold High	IBHH	VIN = 3.0V, Note 4 VCC = VCCL & VCCH	1, 2, 3	-55°C <u><</u> T _A <u><</u> +125°C	-40	-400	μА
Input Current Bus Hold Low	IBHL	VIN = 0.8V, Note 5 VCC = VCCL & VCCH	1, 2, 3	-55°C <u><</u> T _A <u><</u> +125°C	40	400	μА
Output Leakage Current	Ю	VCC = VCCH, VOUT = 0V, Note 6	1, 2, 3	-55°C <u><</u> T _A <u><</u> +125°C		-10	μА
Standby Power Supply Current	ICCSB	VCC = VCCH, Note 7	1, 2, 3	-55°C <u><</u> T _A ≤+125°C	-	500	μΑ
Operating Power Supply Current	ICCOP	VCC = VCCH, f = fmax, VIN = VCC or GND, Outputs Open	1, 2, 3	55 ⁰ C <u><</u> T _A <u><</u> +125 ⁰ C	-	10	mA/MHz

- NOTES: 1. All voltages referenced to device GND, VCC = VCCL unless otherwise specified.
 - 2. MN/MX is a strap option and should be held to VCC or GND.
 - 3. Interchanging of force and sense conditions is permitted.
 - 4. IBHH should be measured after raising VIN to VCC and then lowering to valid input high level of 3.0V on the following pins: 2-16, 26-32, 34-39.
 - 5. IBHL should be measured after lowering VIN to GND and then raising to valid input low level of 0.8V on the following pins: 2-16, 35-39.
 - 6. IO should be measured by putting the pin in a high impedance state and then driving VOUT to GND on the following pins: 26-29, 32.
 - 7. ICCSB tested during clock high time after HALT instruction execution, VIN = VCC or GND, VCC = VCCH, outputs unloaded.

TABLE 2. 80C88/883 A.C. ELECTRICAL PERFORMANCE CHARACTERISTICS

Device Guaranteed and 100% Tested, 80C88/883: VCCL = 4.5V, VCCH = 5.5V, 80C88-2/883: VCCL = 4.75V, VCCH = 5.25V

		(NOTE 1)	GROUP A		80C88-	-2/883	3 80C88/883			
PARAMETER	SYMBOL	CONDI- TIONS	SUB- GROUPS	TEMPERATURE	MIN	мах	MIN	мах	UNIT	
MINIMUM COMPLEX	ITY SYSTEM TIM	ING	•			•	•	•		
CLK Cycle Period	(1)TCLCL		9, 10, 11	-55°C <t<sub>A<+125°C</t<sub>	125	-	200	-	ns	
CLK Low Time	(2)TCLCH		9, 10, 11	-55°C≤T _A ≤+125°C	68	-	118	-	ns	
CLK High Time	(3)TCHCL		9, 10, 11	-55°C≤T _A ≤+125°C	44	-	69	~	ns	
Data In Setup Time	(6)TDVCL		9, 10, 11	-55°C <ta<+125°c< td=""><td>20</td><td>-</td><td>30</td><td>~</td><td>ns</td></ta<+125°c<>	20	-	30	~	ns	
Data In Hold Time	(7)TCLDX1		9, 10, 11	-55°C <ta<+125°c< td=""><td>10</td><td>-</td><td>10</td><td>-</td><td>ns</td></ta<+125°c<>	10	-	10	-	ns	
READY Setup Time into 80C88/883	(10)TRYHCH		9, 10, 11	-55°C <u><</u> T _A <+125°C	68	-	118	-	ns	
READY Hold Time into 80C88/883	(11)TCHRYX		9, 10, 11	-55°C <u><</u> T _A <u><</u> +125°C	20	-	30	-	ns	
READY Inactive to CLK	(12)TRYLCL	Note 2	9, 10, 11	-55°C <u><</u> T _A <u><</u> +125°C	-8	-	-8	-	ns	
HOLD Setup Time	(13)THVCH		9, 10, 11	-55°C≤T _A ≤+125°C	20	-	35		ns	
INTR, NMI, TEST Setup Time	(14)TINVCH	Note 3	9, 10, 11	-55°C <u><</u> T _A <u><</u> +125°C	15	-	30	1	ns	
Address Valid Delay	(17)TCLAV		9, 10, 11	-55°C≤T _A ≤+125°C	10	60	10	110	ns	
Address Hold Time	(18)TCLAX		9, 10, 11	-55°C≤T _A ≤+125°C	10	-	10	-	ns	
ALE Width	(22)TLHLL		9, 10, 11	-55°C <u><</u> T _A <u><</u> +125°C	TCLCH -10	-	TCLCH -20	-	ns	
ALE Active Delay	(23)TCLLH		9, 10, 11	-55°C≤T _A ≤+125°C	-	50	-	80	ns	
ALE Inactive Delay	(24)TCHLL		9, 10, 11	-55°C≤T _A ≤+125°C	-	55	-	85	ns	
Address Hold Time to ALE Inactive	(25)TLLAX		9, 10, 11	-55°C <u><</u> T _A <u><</u> +125°C	TCHCL -10	+	TCHCL -10	-	ns	
Data Valid Delay	(26)TCLDV		9, 10, 11	-55°C <u><</u> T _A <+125°C	10	60	10	110	ns	
Control Active Delay 1	(29)TCVCTV		9, 10, 11	-55°C <u><</u> T _A <u><</u> +125°C	10	70	10	110	ns	
Control Active Delay 2	(30)TCHCTV		9, 10, 11	-55°C <u><</u> T _A <u><</u> +125°C	10	60	10	110	ns	
Control Inactive Delay	(31)TCVCTX		9, 10, 11	-55 ⁰ C≤T _A ≤+125 ⁰ C	10	70	10	110	ns	
RD Active Delay	(33)TCLRL		9, 10, 11	-55 ⁰ C <u><</u> T _A <u><</u> +125 ⁰ C	10	100	10	165	ns	
RD Inactive Delay	(34)TCLRH		9, 10, 11	-55°C <u><</u> T _A <u><</u> +125°C	10	80	10	150	ns	
RD Inactive to Next Address Active	(35)TRHAV		9, 10, 11	-55°C <u><</u> T _A <u><</u> +125°C	TCLCL -40	-	TCLCL -45	÷	ns	
HLDA Valid Delay	(36)TCLHAV		9, 10, 11	-55°C <u><</u> T _A <u><</u> +125°C	10	100	10	160	ns	
RD Width	(37)TRLRH		9, 10, 11	-55 ⁰ C <u><</u> T _A <u><</u> +125 ⁰ C	2 TCLCL -50	-	2 TCLCL -75	-	ns	
WR Width	(38)TWLWH		9, 10, 11	-55 ⁰ C≤T _A ≤+125 ⁰ C	2 TCLCL -40	-	2 TCLCL -60	-	ns	
Address Valid to ALE Low	(39)TAVAL		9, 10, 11	-55°C≤T _A ≤+125°C	TCLCH -40	-	TCLCH -60	-	ns	

^{2.} Applies only to T2 state (8ns into T3)

Setup requirement for asynchronous signal only to guarantee recognition at next clock.

TABLE 3. 80C88/883 ELECTRICAL PERFORMANCE CHARACTERISTICS

80C88/883: VCCL = 4.5V, VCCH = 5.5V, 80C88-2/883: VCCL = 4.75V, VCCH = 5.25V

					80088-	2/883	80C88/883		
PARAMETER	SYMBOL	CONDITIONS	NOTES	TEMPERATURE	MIN	MAX	MIN	MAX	UNITS
MINIMUM COMPLEX	(ITY SYSTEM	TIMING							
Input Capacitance	CIN	f = 1 MHz, All	1	T _A = +25°C	-	25	-	25	pF
Output Capacitance	COUT	measurements are referenced to GND	1	$T_A = +25^{\circ}C$	-	25	-	25	рF
I/O Capacitance	CI/O]	1	T _A = +25°C	-	25	-	25	pF
CLK Rise Time	TCH1CH2 (4)	From 1.0V to 3.5V	1	-55°C <u><</u> T _A <u><</u> +125°C	=	10	-	10	ns
CLK Fall Time	TCL2CL1 (5)	From 3.5V to 1.0V	1	-55°C <u><</u> T _A <u><</u> +125°C	-	10	-	10	ns
RDY Setup Time Into 82C84A	TR1VCL (8)	CL = 100pF, VCC = VCCL, f = 1 MHz	1, 2, 3	-55°C <u><</u> T _A <u><</u> +125°C	35	-	35	-	ns
RDY Hold Time Into 82C84A	TCLR1X (9)	CL = 100pF, VCC = VCCL, f = 1 MHz	1, 2, 3	-55°C <u><</u> T _A <u><</u> +125°C	0	-	0	-	ns
Input Rise Time (Except CLK)	TILIH (15)	From 0.8V to 2.0V	1	-55°C <u><</u> T _A <u><</u> +125°C	-	15	-	15	ns
Input Fall Time (Except CLK)	TIHIL (16)	From 2.0V to 0.8V	1	-55°C <u><</u> T _A <u><</u> +125°C	-	15	-	15	ns
Address Float Delay	TCLAZ (19)	CL = 100pF, VCC = VCCL, f = 1 MHz	1	-55 ⁰ C <u>≤</u> T _A <u>≤</u> +125 ⁰ C	TCLAX	50	TCLAX	80	ns
Status Float Delay	TCHSZ (20)		1	-55°C <u><</u> T _A <u><</u> +125°C	-	50	-	80	ns
Data Hold Time	TCLDX2 (27)		1	-55°C≤T _A ≤+125°C	10	-	10	-	ns
Data Hold Time After WR	TWHDX (28)		1	-55°C <u><</u> T _A <u><</u> +125°C	TCLCL -30	-	TCLCL -30	-	ns
Address Float To RD Active	TAZRL (32)		1	-55°C <u><</u> T _A ≤+125°C	0	-	0	-	ns
Output Rise Time	TOLOH (40)	From 0.8V to 2.0V	1	-55°C≤T _A ≤+125°C	-	15	-	15	ns
Output Fall Time	TOHOL (41)	From 2.0V to 0.8V	1	-55°C <u><</u> T _A <u><</u> +125°C	-	15	-	15	ns

NOTES: 1. The parameters listed in Table 3 are controlled via design or process parameters and are not directly tested. These parameters are characterized upon initial design and after major process and/or design changes.

TABLE 4. APPLICABLE SUBGROUPS

CONFORMANCE GROUPS	METHOD	SUBGROUPS
Initial Test	100%/5004	-
Interim Test	100%/5004	1, 7, 9
PDA	100%	1
Final Test	100%	2, 3, 8A, 8B, 10, 11
Group A	-	1, 2, 3, 7, 8A, 8B, 9, 10, 11
Groups C & D	Samples/5005	1,7,9


CAUTION: These devices are sensitive to electronic discharge. Proper IC handling procedures should be followed.

^{2.} Signai at 82C84A shown for reference only.

^{3.} Setup requirement for asynchronous signal only to guarantee recognition at next clock.

Waveforms

BUS TIMING - MINIMUM MODE SYSTEM



NOTES: 1. All signals switch between VOH and VOL unless otherwise specified.

- 2. RDY is sampled near the end of T2, T3, Tw to determine if Tw machine states are to be inserted.
- 3. Two INTA cycles run back-to-back. The 80C88/883 local ADDR/DATA bus is floating during both INTA cycles. Control Signals are shown for the second INTA cycle.
- 4. Signals at 82C84A are shown for reference only.
- 5. All timing measurements are made at 1.5V unless otherwise noted.




TABLE 2. 80C88/883 A.C. ELECTRICAL PERFORMANCE CHARACTERISTICS

Device Guaranteed and 100% Tested, 80C88/883: VCCL = 4.5V, VCCH = 5.5V, 80C88-2/883: VCCL = 4.75V, VCCH = 5.25V

		(NOTE 1)	GROUPA		80C88-	2/883	80C88	/883	
PARAMETER	SYMBOL	CONDI- TIONS	SUB- GROUPS	TEMPERATURE	MIN	MAX	MIN	MAX	UNITS
MAXIMUM MODE SYS	STEM TIMING (US	SING 82C88 E	SUS CONTRO	LLER)					
CLK Cycle Period	(1)TCLCL		9, 10, 11	-55°C <u><</u> T _A <u><</u> +125°C	125	- '	200	-	ns
CLK Low Time	(2)TCLCH		9, 10, 11	-55°C≤T _A ≤+125°C	68	-	118	-	ns
CLK High Time	(3)TCHCL		9, 10, 11	-55°C <u><</u> T _A ≤+125°C	44	_	69	-	ns
Data In Setup Time	(6)TDVCL		9, 10, 11	-55°C≤T _A ≤+125°C	20	1	30	-	ns
Data In Hold Time	(7)TCLDX1		9, 10, 11	-55 ⁰ C≤T _A ≤+125 ⁰ C	10	-	10	-	ns
READY Setup Time into 80C88/883	(10)TRYHCH		9, 10, 11	-55°C <u><</u> T _A <u><</u> +125°C	68	-	118	-	ns
READY Hold Time into 80C88/883	(11)TCHRYX		9, 10, 11	-55°C≤T _{A≤} +125°C	20	-	30	-	ns
READY Inactive to CLK	(12)TRYLCL	Note 2	9, 10, 11	-55°C≤T _A ≤+125°C	-8	-	-8		ns
Setup Time For Recognition (INTR, NMI, TEST)	(13)TINVCH	Note 3	9, 10, 11	-55°C <t<sub>A≤+125°C</t<sub>	15	-	30	-	ns
RQ/GT Setup Delay	(14)TGVCH		9, 10, 11	~55°C≤T _A ≤+125°C	15	-	30	-	ns
RQ Hold Time Into 80C88/883	(15)TCHGX	Note 4	9, 10, 11	-55°C≤T _A ≤+125°C	30	TCHCL +10	40	TCHCL +10	ns
READY Active to Status Passive	(20)TRYHSH	Notes 2, 5	9, 10, 11	-55°C <u><</u> T _A <u><</u> +125°C	-	65	-	110	ns
Status Active Delay	(21)TCHSV		9, 10, 11	-55°C≤T _A ≤+125°C	10	60	10	110	ns
Status Inactive Delay	(22)TCLSH	Note 5	9, 10, 11	-55°C <u><</u> T _A ≤+125°C	10	70	10	130	ns
Address Valid Delay	(23)TCLAV		9, 10, 11	-55°C≤T _A ≤+125°C	10	60	10	110	ns
Address Hold Time	(24)TCLAX		9, 10, 11	-55°C≤T _A ≤+125°C	10	-	10	-	ns
Data Valid Delay	(33)TCLDV		9, 10, 11	-55°C≤T _A ≤+125°C	10	60	10	110	ns
RD Active Delay	(38)TCLRL		9, 10, 11	-55°C≤T _A ≤+125°C	10	100	10	165	ns
RD Inactive Delay	(39)TCLRH		9, 10, 11	-55°C≤T _A ≤+125°C	10	80	10	150	ns
RD Inactive to Next Address Active	(40)TRHAV		9, 10, 11	-55°C≤T _A ≤+125°C	TCLCL -45	-	TCLCL -45	-	ns
GT Active Delay	(43)TCLGL		9, 10, 11	-55°C≤T _A ≤+125°C	0	50	0	85	ns
GT Inactive Delay	(44)TCLGH		9, 10, 11	-55°C≤T _A ≤+125°C	0	50	0	85	ns
RD Width	(45)TRLRH		9, 10, 11	-55°C≤T _A ≤+125°C	2 TCLCL -50	-	2 TCLCL -75	-	ns

NOTES: 1. VCC = VCCL, CL = 100pF, f = 1MHz

^{2.} Applies only to T2 state (8ns into T3)

^{3.} Setup requirement for asynchronous signal only to guarantee recognition at next clock.

^{4.} The 80C88 actively pulls the $\overline{RQ}/\overline{GT}$ pin to a logic one on the following clock low time.

^{5.} Status lines return to their inactive (logic one) state after CLK goes low and READY goes high.

TABLE 3. 80C88/883 ELECTRICAL PERFORMANCE CHARACTERISTICS

80C88/883: VCCL = 4.5V, VCCH = 5.5V, 80C88-2/883: VCCL = 4.75V, VCCH = 5.25V

					80C88-	2/883	80C88			
PARAMETER	SYMBOL	CONDITIONS	NOTES	TEMPERATURE	MIN	MAX	MIN	MAX	UNITS	
MAXIMUM MODE SY	STEM TIMIN	G (USING 82C88 BU	S CONTRO	LLER)						
Input Capacitance	CIN	f = 1 MHz, All	1	T _A = +25°C	_	25	-	25	pF	
Output Capacitance	соит	measurements are referenced to GND	1	T _A = +25°C	-	25	-	25	ρF	
I/O Capacitance	CI/O		1	T _A = +25°C	-	25	+	25	рF	
CLK Rise Time	TCH1CH2 (4)	From 1.0V to 3.5V	1	-55°C <u><</u> T _A <u><</u> +125°C	ı	10	-	10	ns	
CLK Fall Time	TCL2CL1 (5)	From 3.5V to 1.0V	1	-55ºC <u><</u> T _A <u><</u> +125ºC	1	10	-	10	ns	
RDY Setup Time Into 82C84A	TR1VCL (8)	CL = 100pF, VCC = VCCL, f = 1 MHz	1, 2, 3	-55°C <u><</u> T _A <u><</u> +125°C	35	-	35	-	ns	
RDY Hold Time Into 82C84A	TCLR1X (9)	CL = 100pF, VCC = VCCL, f = 1 MHz	1, 2, 3	-55°C≤T _A ≤+125°C	0	-	0	-	ns	
Input Rise Time (Except CLK)	TILIH (16)	From 0.8V to 2.0V	1	-55°C <u><</u> T _A <u><</u> +125°C	-	15	-	15	ns	
Input Fall Time (Except CLK)	TIH#L (17)	From 2.0V to 0.8V	1	-55°C≤TA≤+125°C	-	15	-	15	ns	
Command Active Delay	TCLML (18)	CL = 100pF, VCC = VCCL f = 1 MHz	1, 2	-55°C <u><</u> T _A <u><</u> +125°C	5	35	5	35	ns	
Command Inactive Delay	TCLMH (19)		1, 2	-55 ⁰ C <u><</u> T _A <u><</u> +125 ⁰ C	5	35	5	35	ns	
Address Float Delay	TCLAZ (25)		1	-55°C≤T _A ≤+125°C	TCLAX	50	TCLAX	80	ns	
Status Float Delay	TCHSZ (26)]	1	-55°C≤T _A ≤+125°C	-	50	-	80	ns	
Status Valid To ALE High	TSVLH (27)]	1, 2	-55°C≤T _A ≤+125°C	-	20	-	20	ns	
Status Valid To MCE High	TSVMCH (28)]	1, 2	-55°C≤TA≤+125°C	-	30	-	30	ns	
CLK Low To ALE Valid	TCLLH (29)		1, 2	-55°C≤T _A ≤+125°C	-	20	-	20	ns	
CLK Low To MCE High	TCLMCH (30)]	1, 2	-55°C <u><</u> T _A <u><</u> +125°C	-	25	-	25	ns	
ALE Inactive Delay	TCHLL (31)]	1, 2	-55°C≤T _A ≤+125°C	4	18	4	18	ns	
MCE Inactive Delay	TCLMCL (32)]	1, 2	-55°C≤T _A ≤+125°C	-	15	-	15	ns	
Data Hold Time	TCLDX2 (34)		1	-55°C≤T _A ≤+125°C	10	-	10	-	ns	
Control Active Delay	TCVNV (35)		1, 2	-55°C≤T _A ≤+125°C	5	45	5	45	ns	
Control Inactive Delay	TCVNX (36)		1, 2	-55°C≤T _A ≤+125°C	10	45	10	45	ns	

NOTES: 1. The parameters listed in Table 3 are controlled via design or process parameters and are not directly tested. These parameters are characterized upon initial design and after major process and/or design changes.

^{2.} Signal at 82C84A or 82C88 shown for reference only.

^{3.} Setup requirement for asynchronous signal only to guarantee recognition at next clock.

TABLE 3. 80C88/883 ELECTRICAL PERFORMANCE CHARACTERISTICS (Continued)

80C88/883: VCCL = 4.5V, VCCH = 5.5V, 80C88-2/883: VCCL = 4.75V, VCCH = 5.25V


					80088-	-2/883	80C8	3/883	
PARAMETER	SYMBOL	CONDITIONS	NOTES	TEMPERATURE	MIN	MAX	MIN	MAX	UNITS
MAXIMUM MODE S	YSTEM TIMIN	G (USING 82C88 BU	S CONTRO	LLER, (Continued)					_
Address Float To Read Active	TAZRL (37)	CL = 100pF, VCC = VCCL, f = 1 MHz	1	-55°C≤T _A ≤+125°C	0	-	0	-	ns
Direction Control Active Delay	TCHDTL (41)		1, 2	-55°C <t<sub>A<+125°C</t<sub>	-	50	-	50	ns
Direction Control Inactive Delay	TCHDTH (42)	1	1, 2	-55°C≤T _A ≤+125°C	-	30	-	30	ns
Output Rise Time	TOLOH (46)	From 0.8V to 2.0V	1	-55°C <t<sub>A<+125°C</t<sub>	-	15	-	15	ns
Output Fall Time	TOHOL (47)	From 2.0V to 0.8V	1	-55°C≤T _A ≤+125°C	-	15	-	15	ns

NOTES: 1. The parameters listed in Table 3 are controlled via design or process parameters and are not directly tested. These parameters are characterized upon initial design and after major process and/or design changes.

TABLE 4. APPLICABLE SUBGROUPS


CONFORMANCE GROUPS	METHOD	SUBGROUPS
Initial Test	100%/5004	-
Interim Test	100%/5004	1, 7, 9
PDA	100%	1
Final Test	100%	2, 3, 8A, 8B, 10, 11
Group A		1, 2, 3, 7, 8A, 8B, 9, 10, 11
Groups C & D	Samples/5005	1, 7, 9

^{2.} Signal at 82C84A or 82C88 shown for reference only.



Waveforms (Continued)


BUS TIMING - MAXIMUM MODE SYSTEM (USING 82C88) (Continued)



- NOTES: 1. All signals switch between VOH and VOL, unless otherwise specified.
 - 2. RDY is sampled near the end of T2, T3, Tw to determine if Tw machine states are to be inserted.
 - 3. Cascade address is valid between first and second INTA cycles. ___
 - Two INTA cycles run back-to-back. The 80C88/883 local ADDR/DATA bus is floating during both INTA cycles. Control for pointer address is shown for second INTA cycle.
 - 5. Signals at 82C84A or 82C88 are shown for reference only.
 - The issuance of the 82C88 command and control signals (MRDC, MWTC, AMWC, IORC, IOWC, AIOWC, INTA and DEN) lags the active high 82C88 CEN.
 - 7. All timing measurements are made at 1.5V unless otherwise noted.
 - 8. Status inactive in state just prior to T4.


Waveforms (Continued)

REQUEST/GRANT SEQUENCE TIMING (MAXIMUM MODE ONLY)




NOTE: The coprocessor may not drive the busses outside the region shown without risking contention

HOLD/HOLD ACKNOWLEDGE TIMING (MINIMUM MODE ONLY)




NOTE: Setup requirements for asynchronous signals only to guarantee recognition at next CLK

ASYNCHRONOUS SIGNAL RECOGNITION




NOTE: Setup requirements for asynchronous signals only to guarantee recognition at next CLK

BUS LOCK SIGNAL TIMING (MAXIMUM MODE ONLY)






RESET TIMING




A.C. Test Circuit



*Includes stay and jig capacitance

A.C. Testing Input, Output Waveform



A.C. Testing: All input signals (other than CLK) must switch between VIL.max -50% VIL and VIHmin +20% VIH. CLK must switch between 0.4V and VCC -0.4V. Input rise and fall times are driven at 1 ns/V.

Burn-In Circuits 80C88/883 (CERAMIC DIP) IL GND GND GND VCC GND RIO RIO VCL A14 A15 RO VII RIO VCL A13 A16 RIO RO GND A12 A17 RO VII GND A11 A18 AARO VII A19 A10 MRO VII BHE A9 GND MX **A8** RO VII GND AD7 RD w^{Rl} 10 RQO NO VCL RIO VCL AD5 RQI RO VII VCL 12 AD4 LOCK RO VII OPEN 13 AD3 **S**2 NRO VII OPEN AD2 Sı NRO VII OPEN 15 AD1 RO VII OPEN ADO QSQ WEO VII GND 17 NMI QS2 GND 18 INTR TEST FO RC VCL 19 CLK READY NODE A FROM PROGRAM CARD GND GND RESET 80C88/883 (CERAMIC LCC) VCC 18 19 20 8 ဗ္ GND (FROM PROGRAM CARD) NOTES: 1. VCC = 5.5V ± 0.5V, GND = 0V 2. Input Voltage Limits: VIL (Maximum) = 0.4V COMPONENTS: (per card) VIH (Minimum) = 2.6V1. RI = $10k\Omega \pm 5\%$, 1/4W (4) 3. VII is external supply set to 2.7V 2. RO = $1.2k\Omega \pm 5\%$, 1/4W (12) 4. VCL is generated on program card (VCC - 1.2V) 3. RIO = $2.7k\Omega \pm 5\%$, 1/4W (16) 5. Pins 13 - 16 input sequenced instructions from internal 4. RC = $1k\Omega \pm 5\%$, 1/4W(1)5. C = 0.01 µF Minimum hold devices, (DIP Only).

Metallization Topology

DIE DIMENSIONS:

249.2 x 290.9 x 19 ± 1 mils

METALLIZATION:

Type: Silicon - Aluminum Thickness: 11kÅ ± 2kÅ

GLASSIVATION:

Type: SiO₂ Thickness: 8kÅ ± 1kÅ

DIE ATTACH:


Material: Gold - Silicon Eutectic Alloy Temperature: Ceramic DIP — 460°C (Max) Ceramic LCC — 420°C (Max)

WORST CASE CURRENT DENSITY:

1.5 x 105 A/cm²


Metallization Mask Layout

80C88/883



Packaging †

40 PIN CERAMIC DIP



LEAD MATERIAL: Type B LEAD FINISH: Type A

PACKAGE MATERIAL: Ceramic, 90% Alumina

PACKAGE SEAL: Material: Glass Frit


Temperature: 450°C ± 10°C Method: Furnace Seal

INTERNAL LEAD WIRE:

Material: Aluminum Diameter: 1.25 Mil

Bonding Method: Ultrasonic COMPLIANT OUTLINE: 38510 D-5

44 PAD CERAMIC LCC (BOTTOM VIEW)



PAD MATERIAL: Type C
PAD FINISH: Type A
FINISH DIMENSION: Type A

PACKAGE MATERIAL: Multilayer Ceramic, 90% Alumina

PACKAGE SEAL:

Material: Gold/Tin (80/20) Temperature: 320°C ± 10°C Method: Furnace Braze INTERNAL LEAD WIRE:

Material: Aluminum Diameter: 1.25 Mil

Bonding Method: Ultrasonic COMPLIANT OUTLINE: 38510 C-5



DESIGN INFORMATION

CMOS 8/16 Bit Microprocessor

80C88

The information contained in this section has been developed through characterization by Harris Semiconductor and is for use as application and design information only. No guarantee is implied.

Functional Description

Static Operation

All 80C88 circuitry is static in design. Internal registers, counters and latches are static and require no refresh as with dynamic circuit design. This eliminates the minimum operating frequency restriction placed on other microprocessors. The CMOS 80C88 can operate from DC to the specified upper frequency limit. The processor clock may be stoped in either state (high/low) and held there indefinitely. This type of operation is especially useful for system debug or power critical applications.

The 80C88 can be single stepped using only the CPU clock. This state can be maintained as long as is necessary. Single step clock operation allows simple interface circuitry to provide critical information for start-up.

Static design also allows very low frequency operation (as low as DC). In a power critical situation, this can provide extremely low power operation since 80C88 power dissipation is directly related to operation frequency. As the system frequency is reduced, so is the operating power until, at a DC input frequency, the power requirement is the 80C88 standby current.

Internal Architecture

The internal functions of the 80C88 processor are partitioned logically into two processing units. The first is the Bus Interface Unit (BIU) and the second is the Execution Unit (EU) as shown in the CPU block diagram.

These units can interact directly but for the most part perform as separate asynchronous operational processors. The bus interface unit provides the functions related to instruction fetching and queuing, operand fetch and store, and address relocation. This unit also provides the basic bus control. The overlap of instruction pre-fetching provided by this unit serves to increase processor performance through improved bus bandwidth utilization. Up to 4 bytes of the instruction stream can be queued while waiting for decoding and execution.

The instruction stream queuing mechanism allows the BIU to keep the memory utilized very efficiently. Whenever there is space for at least 1 byte in the queue, the BIU will attempt a byte fetch memory cycle. This greatly reduces "dead time" on the memory bus. The queue acts as a First-In-First-Out (FIFO) buffer, from which the EU extracts instruction bytes as required. If the queue is empty (following a branch instruction, for example), the first byte into the queue immediately becomes available to the EU.

The execution unit receives pre-fetched instructions from the BIU queue and provides unrelocated operand addresses to the BIU. Memory operands are passed through the BIU for processing by the EU, which passes results to the BIU for storage.

Memory Organization

The processor provides a 20 bit address to memory which locates the byte being referenced. The memory is organized as a linear array of up to 1 million bytes, addressed as OOOOO(H) to FFFFF(H). The memory is logically divided into code, data, extra, and stack segments of up to 64K bytes each, with each segment falling on 16 byte boundaries. (See Figure 1).

All memory references are made relative to base addresses contained in high speed segment registers. The segment types were chosen based on the addressing needs of programs. The segment register to be selected is automatically chosen according to specific rules as shown in Table A. All information in one segment type share the same logical attributes (e.g., code or data). By structuring memory into relocatable areas of similar characteristics and by automatically selecting segment registers, programs are shorter, faster, and more structured.

Word (16 bit) operands can be located on even or odd address boundaries. For address and data operands, the least significant byte of the word is stored in the lower valued address location and the most significant byte in the next higher address location.




FIGURE 1. MEMORY ORGANIZATION

The information contained in this section has been developed through characterization by Harris Semiconductor and is for use as application and design information only. No guarantee is implied.

TARLE A.

MEMORY REFERENCE NEED	SEGMENT REGISTER USED	SEGMENT SELECTION RULE
Instructions	CODE (CS)	Automatic with all instruction prefetch.
Stack	STACK (SS)	All stack pushes and pops. Memory references relative to BP base register except data references.
Local Data	DATA (DS)	Data references when: relative to stack, destination of string operation, or explicitly overridden.
External Data (Global)	EXTRA (ES)	Destination of string operations: Explicitly selected using a segment override.




FIGURE 2. RESERVED MEMORY LOCATIONS

The BIU will automatically execute two fetch or write cycles for 16 bit operands.

Certain locations in memory are reserved for specific CPU operations. (See Figure 2). Locations from addresses FFFFOH through FFFFFH are reserved for operations including a jump to the initial system initialization routine. Following RESET, the CPU will always begin execution at location FFFF0H where the jump must be located. Locations 00000H through 003FFH are reserved for interrupt operations. Each of the 256 possible interrupt service routines is accessed through its own pair of 16 bit pointers – segment address pointer and offset address pointer. The first pointer, used as the offset address, is loaded into the IP, and the second pointer, which designates the base address, is loaded into the CS. At this point program control

is transferred to the interrupt routine. The pointer elements are assumed to have been stored at their respective places in reserved memory prior to the occurrence of interrupts.

Minimum and Maximum Modes

The requirements for supporting minimum and maximum 80C88 systems are sufficiently different that they cannot be done efficiently with 40 uniquely defined pins. Consequently, the 80C88 is equipped with a strap pin (MN/MX) which defines the system configuration. The definition of a certain subset of the pins changes, dependent on the condition of the strap pin. When the MN/MX pin is strapped to GND, the 80C88 defines pins 24 through 31 and 34 in maximum mode. When the MN/MX pin is strapped to VCC, the 80C88 generates bus control signals itself on pins 24 through 31 and 34.

The minimum mode 80C88 can be used with either a multiplexed or demultiplexed bus. This architecture provides the 80C88 processing power in a highly integrated form.

The demultiplexed mode requires one latch (for 64K addressability) or two latches (for a full megabyte of addressing). An 82C86 or 82C87 transceiver can also be used if data bus <u>buffering</u> is <u>required</u>. (See Figure 3). The 80C88 provides <u>DEN</u> and <u>DT/R</u> to control the transceiver, and ALE to latch the addresses. This configuration of the minimum mode provides the standard demultiplexed bus structure with heavy bus buffering and relaxed bus timing requirements.

The maximum mode employs the 82C88 bus controller (See Figure 4). The 82C88 decodes status lines $\overline{S0}$, $\overline{S1}$ and $\overline{S2}$, and provides the system with all bus control signals. Moving the bus control to the 82C88 provides better source and sink current capability to the control lines, and frees the 80C88 pins for extended large system features. Hardware lock, queue status, and two request/grant interfaces are provided by the 80C88 in maximum mode. These features allow coprocessors in local bus and remote bus configurations.

The information contained in this section has been developed through characterization by Harris Semiconductor and is for use as application and design information only. No guarantee is implied.




FIGURE 3. DEMULTIPLEXED BUS CONFIGURATION





FIGURE 4. FULLY BUFFERED SYSTEM USING BUS CONTROLLER

The information contained in this section has been developed through characterization by Harris Semiconductor and is for use as application and design information only. No guarantee is implied.

Bus Operation

The 80C88 address/data bus is broken into three parts: the lower eight address/data bits (AD0-AD7), the middle eight address bits (A8-A15), and the upper four address bits (A16-A19). The address/data bits and the highest four adddress bits are time multiplexed. This technique provides the most efficient use of plns on the processor, permitting the use of a standard 40 lead package. The middle eight address bits are not multiplexed, i.e., they remain valid throughout each bus cycle. In addition, the bus can be demultiplexed at the processor with a single address latch if a standard, nonmultiplexed bus is desired for the system.

Each processor bus cycle consists of at least four CLK cycles. These are referred to as T1, T2, T3 and T4. (See Figure 5). The address is emitted from the processor during T1 and data transfer occurs on the bus during T3 and T4. T2 is used primarily for changing the direction of the bus during read operations. In the event that a "Not Ready" indication is given by the addressed device, "wait" states (Tw) are inserted between T3 and T4. Each inserted "wait" state is of the same duration as a CLK cycle. Periods can occur between 80C88 driven bus cycles. These are referred to as "idle" states (Ti), or inactive CLK cycles. The processor uses these cycles for internal housekeeping.



The information contained in this section has been developed through characterization by Harris Semiconductor and is for use as application and design information only. No guarantee is implied.

During T1 of any bus cycle, the ALE (Address latch enable) signal is emitted (by either the processor or the 82C88 bus controller, depending on the MN/MX strap). At the trailing edge of this pulse, a valid address and certain status information for the cycle may be latched.

Status bits $\overline{S0}$, $\overline{S1}$, and $\overline{S2}$ are used by the bus controller, in maximum mode, to identify the type of bus transaction according to Table B.

Status bits S3 through S6 are multiplexed with high order address bits and are therefore valid during T2 through T4. S3 and S4 indicate which segment register was used for this bus cycle in forming the address according to Table C.

S5 is a reflection of the PSW interrupt enable bit. S6 is always equal to 0.

TABLE B.

<u>\$2</u>	<u>\$1</u>	so	CHARACTERISTICS
0	0	0	Interrupt Acknowledge
0	0	1	Read I/O
0	1	0	Write I/O
0	1	1	Halt
1	0	0	Instruction Fetch
1	0	1	Read Data from Memory
1	1	0	Write Data to Memory
1	1	1	Passive (No Bus Cycle)

TABLE C.

54	S 3	CHARACTERISTICS	
0	0	Alternate Data (Extra Segment)	
0	1	Stack	
1	0	Code or None	
1	1	Data	




FIGURE 6A. BUS HOLD CIRCUITRY PIN 2-16, 35-39

I/O Addressing

In the 80C88, I/O operations can address up to a maximum of 64K I/O registers. The I/O address appears in the same format as the memory address on bus lines A15-A0. The address lines A19-A16 are zero in I/O operations. The variable I/O instructions, which use register DX as a pointer, have full address capability, while the direct I/O instructions directly address one or two of the 256 I/O byte locations in page 0 of the I/O address space. I/O ports are addressed in the same manner as memory locations.

Designers familiar with the 8085 or upgrading an 8085 design should note that the 8085 addresses I/O with an 8 bit address on both halves of the 16 bit address bus. The 80C88 uses a full 16 bit address on its lower 16 address lines.

External Interface

Processor Reset and Initialization

Processor initialization or start up is accomplished with activation (HIGH) of the RESET pin. The 80C88 RESET is required to be HIGH for greater than four clock cycles. The 80C88 will terminate operations on the high-going edge of RESET and will remain dormant as long as RESET is HIGH. The low-going transition of RESET triggers an internal reset sequence for approximately 7 clock cycles. After this interval the 80C88 operates normally, beginning with the instruction in absolute location FFFF0H (see Figure 2). The RESET input is internally synchronized to the processor clock. At initialization, the HIGH to LOW transition of RESET must occur no sooner than 50µs after power up, to allow complete initialization of the 80C88.

NMI will not be recognized if asserted prior to the second CLK cycle following the end of RESET.

Bus Hold Circuitry

To avoid high current conditions caused by floating inputs to CMOS devices and to eliminate the need for pull-up/down resistors, "bus-hold" circuitry has been used on 80C88 pins 2-16, 26-32 and 34-39 (see Figure 6a and 6b). These circuits maintain a valid logic state if no driving source is present (i.e., an unconnected pin or a driving source which goes to a high impedance state).




FIGURE 6B. BUS HOLD CIRCUITRY PIN 26-32, 34

The information contained in this section has been developed through characterization by Harris Semiconductor and is for use as application and design information only. No guarantee is implied.

To override the "bus hold" circuits, an external driver must be capable of supplying 400µA minimum sink or source current at valid input voltage levels. Since this "bus hold" circuitry is active and not a "resistive" type element, the associated power supply current is negligible. Power dissipation is significantly reduced when compared to the use of passive pull-up resistors.

Interrupt Operations

Interrupt operations fall into two classes: software or hardware initiated. The software initiated interrupts and software aspects of hardware interrupts are specified in the instruction set description. Hardware interrupts can be classified as nonmaskable or maskable.

Interrupts result in a transfer of control to a new program location. A 256 element table containing address pointers to the interrupt service program locations resides in absolute locations 0 through 3FFH (see Figure 2), which are reserved for this purpose. Each element in the table is 4 bytes in size and corresponds to an interrupt "type". An interrupting device supplies an 8 bit type number, during the interrupt acknowledge sequence, which is used to vector through the appropriate element to the new interrupt service program location.

Non-maskable Interrupt (NMI)

The processor provides a single non-maskable interrupt (NMI) pin which has higher priority than the maskable interrupt request (INTR) pin. A typical use would be to activate a power failure routine. The NMI is edge-triggered on a LOW to HIGH transition. The activation of this pin causes a type 2 interrupt.

NMI is required to have a duration in the HIGH state of greater than two clock cycles, but is not required to be synchronized to the clock. Any high going transition of NMI is latched on-chip and will be serviced at the end of the current instruction or between whole moves (2 bytes in the case of word moves) of a block type instruction. Worst case

response to NMI would be for multiply, divide, and variable shift instructions. There is no specification on the occurrence of the low-going edge; it may occur before, during, or after the servicing of NMI. Another high-going edge triggers another response if it occurs after the start of the NMI procedure.


The signal must be free of logical spikes in general and be free of bounces on the low-going edge to avoid triggering extraneous responses.

Maskable Interrupt (INTR)

The 80C88 provides a single interrupt request input (INTR) which can be masked internally by software with the resetting of the interrupt enable (IF) flag bit. The interrupt request signal is level triggered. It is internally synchronized during each clock cycle on the high-going edge of CLK.

To be responded to, INTR must be present (HIGH) during the clock period preceding the end of the current instruction or the end of a whole move for a block type instruction. INTR may be removed anytime after the falling edge of the first INTA signal. During interrupt response sequence, further interrupts are disabled. The enable bit is reset as part of the response to any interrupt (INTR, NMI, software interrupt, or single step). The FLAGS register, which is automatically pushed onto the stack, reflects the state of the processor prior to the interrupt. The enable bit will be zero until the old FLAGS register is restored, unless specifically set by an instruction.

During the response sequence (see Figure 7), the processor executes two successive (back-to-back) interrupt acknowledge cycles. The 80C88 emits the LOCK signal (maximum mode only) from T2 of the first bus cycle until T2 of the second. A local bus "hold" request will not be honored until the end of the second bus cycle. In the second bus cycle, a byte is fetched from the external interrupt system (e.g., 82C59A PIC) which identifies the source (type) of the interrupt. This byte is multiplied by four and used as a pointer into the interrupt vector lookup table.



The information contained in this section has been developed through characterization by Harris Semiconductor and is for use as application and design information only. No guarantee is implied.

An INTR signal left HIGH will be continually responded to within the limitations of the enable bit and sample period. INTR may be removed anytime after the falling edge of the first INTA signal. The interrupt return instruction includes a flags pop which returns the status of the original interrupt enable bit when it restores the flags.

Halt

When a software HALT instruction is executed, the processor indicates that it is entering the HALT state in one of two ways, depending upon which mode is strapped. In minimum mode, the processor issues ALE, delayed by one clock cycle, to allow the system to latch the halt status. Halt status is available on $10/\overline{\rm M}$, $DT/\overline{\rm R}$, and $\overline{\rm SSO}$. In maximum mode, the processor issues appropriate HALT status on $\overline{\rm S2}$, $\overline{\rm S1}$ and $\overline{\rm SO}$, and the 82C88 bus controller issues one ALE. The 80C88 will not leave the HALT state when a local bus hold is entered while in HALT. In this case, the processor reissues the HALT indicator at the end of the local bus hold. An interrupt request or RESET will force the 80C88 out of the HALT state.

Read/Modify/Write (Semaphore) Operations Via LOCK

The LOCK status information is provided by the processor when consecutive bus cycles are required during the execution of an instruction. This allows the processor to perform read/modify/write operations on memory (via the "exchange register with memory" instruction), without another system bus master receiving intervening memory cycles. This is useful in multiprocessor system configurations to accomplish "test and set lock" operations. The LOCK signal is activated (LOW) in the clock cycle following decoding of the LOCK prefix instruction. It is deactivated at the end of the last bus cycle of the instruction following the LOCK prefix. While LOCK is active, a request on a RO/GT pin will be recorded, and then honored at the end of the LOCK.

External Synchronization Via TEST

As an alternative to interrupts, the 80C88 provides a single software–testable input pin (TEST). This input is utilized by executing a WAIT instruction. The single WAIT instruction is repeatedly executed until the TEST input goes active (LOW). The execution of WAIT does not consume bus cycles once the queue is full.

If a local bus request occurs during WAIT execution, the 80C88 three-states all output drivers while inputs and I/O pins are held at valid logic levels by internal bus-hold circuits. If interrupts are enabled, the 80C88 will recognize interrupts and process them when it regains control of the bus

Basic System Timing

In minimum mode, the MN/ $\overline{\text{MX}}$ pin is strapped to VCC and the processor emits bus control signals ($\overline{\text{RD}}$, $\overline{\text{WR}}$, IO/ $\overline{\text{M}}$, etc.) directly. In maximum mode, the MN/ $\overline{\text{MX}}$ pin is strapped to GND and the processor emits coded status information which the 82C88 bus controller uses to generate MULTIBUS compatible bus control signals.

System Timing - Minimum System

The read cycle begins in T1 with the assertion of the address latch enable (ALE) signal (See Figure 5). The trailing (low going) edge of this signal is used to latch the address information, which is valid on the address data bus (ADO-AD7) at this time, into the 82C82/82C83 latch. Address lines A8 through A15 do not need to be latched because they remain valid throughout the bus cycle. From T1 to T4 the IO/M signal indicates a memory or I/O operation. At T2 the address is removed from the address data bus and the bus is held at the last valid logic state by internal bus-hold devices. The read control signal is also asserted at T2. The read (RD) signal causes the addressed device to enable its data bus drivers to the local bus. Some time later, valid data will be available on the bus and the addressed device will drive the READY line HIGH. When the processor returns the read signal to a HIGH level, the addressed device will again three-state its bus drivers. If a transceiver (82C86/82C87) is required to buffer the local bus, signals DT/R and DEN are provided by the 80C88.

A write cycle also begins with the assertion of ALE and the emission of the address. The IO/\overline{M} signal is again asserted to indicate a memory or I/O write operation. In T2, immediately following the address emission, the processor emits the data to be written into the addressed location. This data remains valid until at least the middle of T4. During T2, T3, and Tw, the processor asserts the write control signal. The write (\overline{WR}) signal becomes active at the beginning of T2, as opposed to the read, which is delayed somewhat into T2 to provide time for output drivers to become inactive.

The basic difference between the interrupt acknowledge cycle and a read cycle is that the interrupt acknowledge (INTA) signal is asserted in place of the read (RD) signal and the address bus is held at the last valid logic state by internal bus-hold devices (see Figure 6). In the second of two successive INTA cycles, a byte of information is read from the data bus, as supplied by the interrupt system logic (i.e., 82C59A priority interrupt controller). This byte identifies the source (type) of the interrupt. It is multiplied by four and used as a pointer into the interrupt vector lookup table, as described earlier.

Bus Timing - Medium Complexity Systems

For medium complexity systems, the MN/MX pin is connected to GND and the 82C88 bus controller is added to the system, as well as an 82C82/82C83 latch for latching the system address, and an 82C86/82C87 transceiver to allow for bus loading greater than the 80C88 is capable of handling (see Figure 8). Signals ALE, DEN, and DT/R are generated by the 82C88 instead of the processor in this configuration, although their timing remains relatively the same. The 80C88 status outputs (\$\overline{S2}\$, \$\overline{S1}\$ and \$\overline{S0}\$) provide type of cycle information and become 82C88 inputs. This bus cycle information specifies read (code, data or I/O), write (data or I/O), interrupt acknowledge, or software halt. The 82C88 thus issues control signals specifying memory

The information contained in this section has been developed through characterization by Harris Semiconductor and is for use as application and design information only. No guarantee is implied.

read or write, I/O read or write, or interrupt acknowledge. The 82C88 provides two types of write strobes, normal and advanced, to be applied as required. The normal write strobes have data valid at the leading edge of write. The advanced write strobes have the same timing as read strobes, and hence, data is not valid at the leading edge of write. The 82C86/82C87 tranceiver receives the usual T and $\overline{\text{OE}}$ inputs from the 82C88 DT/R and $\overline{\text{DEN}}$ outputs.

The pointer into the interrupt vector table, which is passed during the second INTA cycle, can derive from an 82C59A located on either the local bus or the system bus. If the master 82C59A priority interrupt controller is positioned on the local bus, the 82C86/82C87 transceiver must be disabled when reading from the master 82C59A during the interrupt acknowledge sequence and software "poli".

The 80C88 Compared To The 80C86

The 80C88 CPU is an 8 bit processor designed around the 8086 internal structure. Most internal functions of the 80C88 are identical to the equivalent 80C86 functions. The

80C88 handles the external bus the same way the 80C86 does with the distinction of handling only 8 bits at a time. Sixteen—bit operands are fetched or written in two consecutive bus cycles. Both processors will appear identical to the software engineer, with the exception of execution time. The internal register structure is identical and all instructions have the same end result. Internally, there are three differences between the 80C88 and the 80C86. All changes are related to the 8 bit bus interface.

- The queue length is 4 bytes in the 80C88, whereas the 80C86 queue contains 6 bytes, or three words. The queue was shortened to prevent overuse of the bus by the BIU when prefetching instructions. This was required because of the additional time necessary to fetch instructions 8 bits at a time.
- To further optimize the queue, the prefetching algorithm was changed. The 80C88 BIU will fetch a new instruction to load into the queue each time there is a 1 byte space available in the queue. The 80C86 waits until a 2 byte space is available.




FIGURE 8. MEDIUM COMPLEXITY SYSTEM TIMING

The information contained in this section has been developed through characterization by Harris Semiconductor and is for use as application and design information only. No guarantee is implied.

• The internal execution time of the instruction set is affected by the 8 bit interface. All 16 bit fetches and writes from/to memory take an additional four clock cycles. The CPU is also limited by the speed of instruction fetches. This latter problem only occurs when a series of simple operations occur. When the more sophisticated instructions of the 80C88 are being used, the queue has time to fill and the execution proceeds as fast as the execution unit will allow.

The 80C88 and 80C86 are completely software compatible by virtue of their identical execution units. Software that is system dependent may not be completely transferable, but software that is not system dependent will operate equally as well on an 80C88 or an 80C86.

The hardware interface of the 80C88 contains the major differences between the two CPUs. The pin assignments are nearly identical, however, with the following functional changes:

- A8-A15: These pins are only address outputs on the 80C88. These address lines are latched internally and remain valid throughout a bus cycle in a manner similar to the 8085 upper address lines.
- BHE has no meaning on the 80C88 and has been eliminated.
- SSO provides the SO status information in the minimum mode. This output occurs on pin 34 in minimum mode only. DT/R, IO/M and SSO provide the complete bus status in minimum mode.
- IO/M has been inverted to be compatible with the 8085 bus structure.
- ALE is delayed by one clock cycle in the minimum mode when entering HALT, to allow the status to be latched with ALE.

The information contained in this section has been developed through characterization by Harris Semiconductor and is for use as application and design information only. No guarantee is implied.

INSTRUCTION SET SUMMARY

Mnemonic and Description	Instruction Code			
DATA TRANSFER	- t			
MOY = Move:	76543210	76543210	76543210	76543210
Register/Memory to/from Register	100010dw	mod reg r/m		
Immediate to Register/Memory	1100011w	mod 0 0 0 r/m	data	data if w 1
Immediate to Register	1011wreg	data	data if w 1	
Memory to Accumulator	1010000w	add-low	addr-high	
Accumulator to Memory	1010001w	addr-low	addr-high	}
Register/Memory to Segment Register**	10001110	mod 0 reg r/m		
Segment Register to Register/Memory	10001100	mod 0 reg r/m		
PUSH = Push:				
Register/Memory	11111111	mod 1 1 0 r/m		
Register	01010reg]		
Segment Register	0 0 0 reg 1 1 0			
POP = Pop:		_		
Register/Memory	10001111	mod 0 0 0 r/m		
Register	01011reg			
Segment Register	000 reg 111]		
XCHG = Exchange:				
Register/Memory with Register	1000011w	mod reg r/m		
Register with Accumulator	10010reg			
IN = Input from:				
Fixed Port	1110010w	port		
Variable Port	1110110w]		
OUT = Output to:				
Fixed Port	1110011w	port		
Variable Port	1110111w]		
XLAT = Translate Byte to AL	11010111]		
LEA = Load EA to Register	10001101	mod reg r/m		
LDS = Load Pointer to DS	11000101	mod reg r/m		
LES = Load Pointer to ES	11000100	mod reg r/m		
LAHF = Load AH with Flags	10011111]		
SAHF = Store AH into Flags	10011110]		
PUSHF = Push Flags	10011100]		
POPF = Pop Flags	10011101]		

The information contained in this section has been developed through characterization by Harris Semiconductor and is for use as application and design information only. No guarantee is implied.

INSTRUCTION SET SUMMARY (Continued)

Mnemonic and Description		Instruct	tion Code	
ARITHMETIC ADD = Add:	76543210	76543210	76543210	76543210
Reg./Memory with Register to Either	000000dw	mod reg r/m		
Immediate to Register/Memory	100000sw	mod 0 0 0 r/m	data	data if s:w = 01
Immediate to Accumulator	0000010w	data	data if w = 1	
ADC := Add with Carry:				
Reg./Memory with Register to Either	000100dw	mod reg r/m		
mmediate to Register/Memory	100000sw	mod 0 1 0 r/m	data	data if s:w = 01
immediate to Accumulator	0001010w	data	data if w = 1	
INC = Increment:				•
Register/Memory	1111111W	mod 0 0 0 r/m		
Register	0 1 0 0 0 reg	1		
AAA = ASCII Adjust for Add	00110111	i		
DAA = Decimal Adjust for Add	00100111	1		
SUB = Subtract:		J		
Reg./Memory and Register to Either	001010dw	mod reg r/m		
Immediate from Register/Memory	100000sw	mod 1 0 1 r/m	data	data if s:w = 01
Immediate from Accumulator	0010110w	data	data if w = 1	
SBB = Subtract with Borrow				•
Reg./Memory and Register to Either	000110dw	mod reg r/m		
Immediate from Register/Memory	100000sw	mod 0 1 1 r/m	data	data if s:w = 01
Immediate from Accumulator	0001110w	data	data if w = 1	Data ii s.w - Oi
	0001110#	, oata	Cata II W	J
DEC = Decrement: Register/Memory	1111111W	mod 0 0 1 r/m		
Register	01001 reg	1		
NEG = Change Sign	1111011w	mod 0 1 1 r/m		
CMP = Compare:		11000111111		
Register/Memory and Register	001110dw	mod reg r/m		
Immediate with Register/Memory	100000sw	mod 1 1 1 r/m	data	data if s:w = 01
Immediate with Accumulator	0011110w	data	data if w = 1]
AAS = ASCII Adjust for Subtract	00111111	1	, <u></u>	,
DAS = Decimal Adjust for Subtract	00101111	วี		
MUL = Multiply (Unsigned)	1111011w	mod 1 0 0 r/m		
IMUL = Integer Multiply (Signed)	1111011w	mod 1 0 1 r/m		
AAM = ASCII Adjust for Multiply	11010100	00001010		
DIV = Divide (Unsigned)	1111011w	mod 1 1 0 r/m		
IDIV = Integer Divide (Signed)	1111011w	mod 1 1 1 r/m		
AAD = ASCII Adjust for Divide	11010101	00001010		
CBW = Convert Byte to Word	10011000	1		
		=		

The information contained in this section has been developed through characterization by Harris Semiconductor and is for use as application and design information only. No guarantee is implied.

INSTRUCTION SET SUMMARY (Continued)

Mnémonic and Description	Instruction Code			
LOGIC	76543210	76543210	76543210	76543210
NOT = Invert	1111011w	mod 0 1 0 r/m		
SHL/SAL = Shift Logical/Arithmetic Left	110100vw	mod 1 0 0 r/m		
SHR = Shift Logical Right	110100vw	mod 1 0 1 r/m		
SAR = Shift Arithmetic Right	110100vw	mod 1 1 1 r/m		
ROL = Rotate Left	110100vw	mod 0 0 0 r/m		
ROR = Rotate Right	110100vw	mod 0 0 1 r/m		
RCL = Rotate Through Carry Flag Left	110100vw	mod 0 1 0 r/m		
RCR = Rotate Through Carry Right	110100vw	mod 0 1 1 r/m		
AND = And:				
Reg./Memory and Register to Either	001000dw	mod reg r/m		
Immediate to Register/Memory	1000000w	mod 1 0 0 r/m	data	data if w = 1
Immediate to Accumulator	0010010w	data	data if w = 1	
TEST = And Function to Flags, No Result:	•			
Register/Memory and Register	1000010w	mod reg r/m		
Immediate Data and Register/Memory	1111011w	mod 0 0 0 r/m	data	data if w = 1
Immediate Data and Accumulator	1010100w	data	data if w = 1	
OR = Or:				
Reg./Memory and Register to Either	000010dw	mod reg r/m		
Immediate to Register/Memory	1000000w	mod 0 0 1 r/m	data	data if w = 1
Immediate to Accumulator	0000110w	data	data if w = 1	- Catali W
XOR = Exclusive or:	00001101		Sata II W	
Reg./Memory and Register to Either	001100dw	mod reg r/m		
Immediate to Register/Memory			dete.	data if — 1
Immediate to Accumulator	1000000w	mod 1 1 0 r/m	data	data if w = 1
	0011010w	data	data if w = 1	
STRING MANIPULATION				
REP = Repeat	1111001z			
MOVS = Move Byte/Word	1010010w			
CMPS = Compare Byte/Word	1010011w			
SCAS = Scan Byte/Word	1010111w			
LODS = Load Byte/Wd to AL/AX	1010110w	}		
STOS = Stor Byte/Wd from AL/A	1010101w			
CONTROL TRANSFER				
CALL = Call:				
Direct Within Segment	11101000	disp-low	disp-high	
Indirect Within Segment	11111111	mod 0 1 0 r/m		
Direct Intersegment	10011010	offset-low	offset-high	
		seg-low	seg-high	
Indirect Intersegment	1111111	mod 0 1 1 r/m		

The information contained in this section has been developed through characterization by Harris Semiconductor and is for use as application and design information only. No guarantee is implied.

INSTRUCTION SET SUMMARY (Continued)

Mnemonic and Description		Instruc	tion Code
MP = Unconditional Jump:	76543210	76543210	76543210
Pirect Within Segment	11101001	disp-low	disp-high
irect Within Segment-Short	11101011	disp	
ndirect Within Segment	11111111	mod 1 0 0 r/m	
Pirect Intersegment	11101010	offset-low	offset-high
	[seg-low	seg-high
ndirect Intersegment	11111111	mod 1 0 1 r/m	
ET = Return from CALL:			
/ithin Segment	11000011		
rithin Seg Adding Immed to SP	11000010	data-low	data-high
ntersegment	11001011		
ntersegment Adding Immediate to SP	11001010	data-low	data-high
IE/JZ = Jump on Equal/Zero	01110100	disp]
L/JNGE = Jump on Less/Not Greater	01111100	disp	
or Equal LE/JNG = Jump on Less or Equal/ Not Greater	01111110	disp	
B/JNAE = Jump on Below/Not Above or Equal	01110010	disp	
BE/JNA = Jump on Below or Equal/ Not Above	01110110	disp	
P/JPE = Jump on Parity/Parity Even	01111010	disp]
0 = Jump on Overflow	01110000	disp]
= Jump on Sign	01111000	disp \	
E/JNZ = Jump on Not Equal/Not Zero	01110101	disp]
L/JGE = Jump on Not Less/Greater or Equal	01111101	disp	
NLE/JG = Jump on Not Less or Equal/ Greater	0111111	disp]_
INB/JAE = Jump on Not Below/Above or Equal	01110011	disp]
INBE/JA = Jump on Not Below or Equal/Above	01110111	disp]
IP/JPO = Jump on Not Par/Par Odd	01111011	disp]
NO = Jump on Not Overflow	01110001	disp]
IS = Jump on Not Sign	01111001	disp]
OOP = Loop CX Times	11100010	disp]
OOPZ/LOOPE = Loop While Zero/Equal	11100001	disp]
OOPNZ/LOOPNE = Loop While Not Zero/Equal	11100000	disp]
CXZ = Jump on CX Zero	11100011	disp]
fT = Interrupt			
Type Specified	11001101	type]
уре 3	11001100		
NTO = Interrupt on Overflow	11001110		
RET = Interrupt Return	11001111		

The information contained in this section has been developed through characterization by Harris Semiconductor and is for use as application and design information only. No guarantee is implied.

INSTRUCTION SET SUMMARY (Continued)

Mnemonic and Description		Instruction Code	
	76543210	76543210	
PROCESSOR CONTROL			
CLC = Clear Carry	11111000		
CMC = Complement Carry	11110101		
STC = Set Carry	11111001		
CLD = Clear Direction	11111100		
STD = Set Direction	11111101		
CLI = Clear Interrupt	11111010		
STI = Set Interrupt	11111011		
HLT = Halt	11110100		
WAIT = Wait	10011011		
ESC = Escape (to External Device)	11011xxx	mod x x x r/m	
LOCK = Bus Lock Prefix	11110000		

NOTES:

AL = 8-bit accumulator

AX = 16-bit accumulator

CX = Count register

DS = Data segment

ES = Extra segment

Above/below refers to unsigned value.

Greater = more positive;

Less = less positive (more negative) signed values

if d = 1 then "to" reg; if d = 0 then "from" reg

if w = 1 then word instruction; if w = 0 then byte instruction

if mod = 11 then r/m is treated as a REG field

if mod = 00 then DISP = 0*, disp-low and disp-high are absent

if mod = 01 then DISP = disp-low sign-extended to 16 bits, disp-high is absent

if mod = 10 then DISP = disp-high: disp-low

if r/m = 000 then EA = (BX) + (SI) + DISP

if r/m = 001 then EA = (BX) + (DI) + DISP

if r/m = 010 then EA = (BP) + (SI) + DISP

if r/m = 011 then EA = (BP) + (DI) + DISP

if r/m = 100 then EA = (SI) + DISP

if r/m = 101 then EA = (DI) + DISP

if r/m = 110 then EA = (BP) + DISP*

if r/m = 111 then EA = (BX) + DISP

DISP follows 2nd byte of instruction (before data if required)

*except if mod = 00 and r/m = 110 then EA = disphigh: disp-low.

**MOV CS, REG/MEMORY not allowed.

if s:w = 01 then 16 bits of immediate data form the operand.

if s:w = 11 then an immediate data byte is sign extended to form the 16-bit operand.

if v = 0 then "count" = 1; if v = 1 then "count" in (CL)

x = don't care

z is used for string primitives for comparison with ZF FLAG. SEGMENT OVERRIDE PREFIX

0 0 1 reg 1 1 0

REG is assigned according to the following table:

16-Bit (w = 1)	8-Bit (w = 0)	Segment
000 AX	000 AL	00 ES
001 CX	001 CL	01 CS
010 DX	010 DL	10 SS
011 BX	011 BL	11 DS
100 SP	100 AH	
101 BP	101 CH	
110 SI	110 DH	
111 DI	111 BH	

Instructions which reference the flag register file as a 16-bit object use the symbol FLAGS to represent the file: FLAGS =

X:X:X:X:(OF):(DF):(IF):(TF):(SF):(ZF):X:(AF):X:(PF):X:(CF)

Mnemonics © Intel, 1978