

Silicon N-P-N Transistors


Complementary to the D45VM Series

Features:

- Fast Switching $t_s \leq 500$ ns resistive
 $t_f \leq 75$ ns
- Very Low $V_{CE(sat)} \leq 0.4V$ @ $I_C = 4A$
- High Gain $H_{FE} \geq 40$ @ $I_C = 4A$

The D44VM-series of silicon n-p-n power transistors are especially designed for use in switching circuits such as switching regulators, high-frequency inverters/converters, and other applications where very fast switching times and low-saturation voltages are necessary. These devices are tested for parameters that relate directly to the design of high-power switching circuits. Switching times, saturation voltages, and leakage currents are specified at 100°C to provide information necessary for worst-case design.

TERMINAL DESIGNATIONS



JEDEC TO-220AB

POWER TRANSISTORS

MAXIMUM RATINGS (T_A = 25° C) (unless otherwise specified)

RATING	SYMBOL	D44VM1	D44VM4	D44VM7	D44VM10	UNIT
Collector-Emitter Voltage	V _{CEO(sus)}	30	45	60	80	V
Collector-Emitter Voltage	V _{CEX}	30	45	60	80	V
Collector-Emitter Voltage	V _{CEV}	50	70	80	100	V
Emitter Base Voltage	V _{EB}	7				V
Collector Current — Continuous	I _C	8				A
— Peak (1)	I _{CM}	20				A
Base Current — Continuous	I _B	2				A
— Peak (1)	I _{BM}	5				A
Total Power Dissipation @ T _C = 25° C	P _D	50				Watts
Derate above 25° C		@ T _C = 100° C 20 0.4				W/°C
Operating and Storage Junction Temperature Range	T _J , T _{STG}	-55 to +150				°C

THERMAL CHARACTERISTICS

CHARACTERISTICS	SYMBOL	MAX	UNIT
Thermal Resistance, Junction to Case	R _{θJC}	2.5	°C/W
Thermal Resistance, Junction to Ambient	R _{θJA}	74	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T _L	235	°C

(1) Pulse measurement condition PW ≤ 6.0 ms.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$) (unless otherwise specified)

CHARACTERISTICS	SYMBOL	MIN	MAX	UNIT
OFF CHARACTERISTICS⁽¹⁾				
HARRIS SEMICONDUCTOR				
Collector-Emitter Sustaining Voltage ⁽¹⁾ ($I_C = 100\text{mA}$, $I_B = 0$) D44VM1 D44VM4 D44VM7 D44VM10	$V_{CEO(sus)}$	30 45 60 80	— — — —	V
Collector-Emitter Voltage ⁽²⁾ ($I_C = 3\text{A}$, $V_{CLAMP} = \text{Rated } V_{CEX}$, $T_C \leq 100^\circ\text{C}$) D44VM1 D44VM4 D44VM7 D44VM10	V_{CEX}	30 45 60 80	— — — —	V
Collector Cutoff Current ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = -4.0\text{V}$) ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = -4.0\text{V}$, $T_C = 100^\circ\text{C}$)	I_{CEV}	— —	10 100	μA
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CEV}$, $R_{BE} = 50\ \Omega$, $T_C = 100^\circ\text{C}$)	I_{CER}	—	100	μA
Emitter Cutoff Current ($V_{EB} = 7\text{V}$, $I_C = 0$)	I_{EBO}	—	10	μA

SECOND BREAKDOWN

Second Breakdown with Base Forward Biased	F_{BSOA}	SEE FIGURE 7
Second Breakdown with Base Reverse Biased	R_{BSOA}	SEE FIGURE 8

ON CHARACTERISTICS⁽¹⁾

DC Current Gain ($I_C = 4\text{A}$, $V_{CE} = 1\text{V}$) ($I_C = 6\text{A}$, $V_{CE} = 1\text{V}$)	h_{FE}	40 20	— —	—
Collector-Emitter Saturation Voltage ($I_C = 4\text{A}$, $I_B = 0.2\text{A}$) ($I_C = 6\text{A}$, $I_B = 0.3\text{A}$) ($I_C = 8\text{A}$, $I_B = 0.8\text{A}$, $T_C = 100^\circ\text{C}$)	$V_{CE(sat)}$	— — —	0.4 0.6 1.0	V
Base-Emitter Saturation Voltage ($I_C = 4\text{A}$, $I_B = 0.2\text{A}$) ($I_C = 4\text{A}$, $I_B = 0.2\text{A}$, $T_C = 100^\circ\text{C}$)	$V_{BE(sat)}$	— —	1.2 1.2	V

DYNAMIC CHARACTERISTICS

Typical

Current-Gain — Bandwidth Product ($I_C = 0.1\text{A}$, $V_{CE} = 10\text{V}$, $f_{test} = 1\text{MHz}$)	f_T	50	MHz
Output Capacitance ($V_{CB} = 10\text{V}$, $I_E = 0$, $f_{test} = 1\text{MHz}$)	C_{OB}	70	PF

SWITCHING CHARACTERISTICS

Maximum

Resistive Load (See Figure 16 for Test Circuit)		T_C	25°C	100°C	
Delay Time	$V_{CC} = 30\text{V}$, $I_C = 6\text{A}$ $I_{B1} = I_{B2} = 0.6\text{A}$ $t_p = 25\ \mu\text{sec}$	t_d	30	40	nsec
Rise Time		t_r	250	350	nsec
Storage Time		t_s	500	600	nsec
Fall Time		t_f	75	250	nsec
Inductive Load, Clamped (See Figure 15 for Test Circuit)					
Storage Time	$V_{CE(CLAMP)} = 30\text{V}$, $I_C = 6\text{A}$ $I_{B1} = I_{B2} = 0.6\text{A}$, $V_{BE(OFF)} = -5\text{V}$	t_s	500	600	nsec
Fall Time		t_f	70	100	nsec
		Typical			
Storage Time	L = 200 μH	t_s	340	430	nsec
Fall Time		t_f	40	57	nsec

(1) Pulse Duration = 300 μsec , Duty Factor $\leq 2\%$.

(2) See Figure 15 for Test Circuit.

TYPICAL DC CHARACTERISTICS

T-35-13




FIGURE 1. DC CURRENT GAIN




FIGURE 2. COLLECTOR SATURATION REGION

HARRIS SEMICOND SECTOR




FIGURE 3. VCE(SAT) VS. IC




FIGURE 4. VBE(SAT) VS. IC




FIGURE 5. CAPACITANCE




FIGURE 6. SATURATION VOLTAGE TEMPERATURE COEFFICIENTS

POWER TRANSISTORS

SAFE OPERATING AREA

T-35-13

HARRIS SEMICOND SECTOR




FIGURE 7. FORWARD BIAS SOA




FIGURE 8. CLAMPED REVERSE BIAS SOA

TYPICAL SWITCHING CHARACTERISTICS




FIGURE 9. RESISTIVE SWITCHING TIME




FIGURE 10. CLAMP INDUCTIVE TURN-OFF TIME




FIGURE 11. STORAGE TIME VARIATION WITH IB2




FIGURE 12. FALL TIME VARIATION WITH IB2




FIGURE 13. TRANSIENT THERMAL RESPONSE




FIGURE 14. POWER DERATING FACTOR

TEST CIRCUITS




FIGURE 15. INDUCTIVE SWITCHING AND V_{CEX}




FIGURE 16. RESISTIVE SWITCHING

POWER TRANSISTORS