

CY74FCT2257T

Quad 2-Input Multiplexer

Features

- Function and pinout compatible with FCT and F logic
- 25 $\!\Omega$ output series resistors to reduce transmission line reflection noise
- FCT-C speed at 4.3 ns max.,
 FCT-A speed at 5.0 ns max.
- TTL output level versions of equivalent FCT functions
- Edge-rate control circuitry for significantly improved noise characteristics
- · Power-off disable feature
- Fully compatible with TTL input and output logic levels
- ESD > 2000V
- Sink current 12 mA Source current15 mA
- Extended commercial temp. range of –40°C to +85°C
- · Three-state outputs


Functional Description

The FCT2257T has four identical two-input multiplexers that select four bits of data from two sources under the control of a common data Select input (S). The I0 inputs are selected when the Select input is LOW and the I1 inputs are selected when the Select input is HIGH. Data appears at the output in true non-inverted form for the FCT2257T. On-chip termination resistors have been added to the outputs to reduce system noise caused by reflections. The FCT2257T can be used to replace the FCT257T to reduce noise in an existing design.

The FCT2257T is a logic implementation of a four-pole, two-position switch where the position of the switch is determined by the logic levels supplied to the select input. Outputs are forced to a high-impedance "OFF" state when the Output Enable input (OE) is HIGH.

All but one device must be in the high-impedance state to avoid currents exceeding the maximum ratings if outputs are tied together. Design of the output enable signals must ensure that there is no overlap when outputs of three-state devices are tied together.

The outputs are designed with a power-off disable feature to allow for live insertion of boards.



Pin Description

Name	Description			
Ι	Data Inputs			
S	Common Select Input			
ŌĒ	Enable Inputs (Active LOW)			
Υ	Data Outputs			

Function Table[1]

	Inp	Output		
ŌĒ	S	I _o	I ₁	Y
Н	Х	Х	Х	Z
L	н	Х	L	L
L	H	X	H	H
L	L	L	X	L
L	L	Н	X	H

Note:

H = HIGH Voltage Level, L = LOW Voltage Level, X = Don't Care, Z = High impedance (OFF) state.



Maximum Ratings^[2, 3]

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature-65°C to +150°C Ambient Temperature with Power Applied—65°C to +135°C Supply Voltage to Ground Potential -0.5V to +7.0V DC Input Voltage......-0.5V to +7.0V DC Output Voltage -0.5V to +7.0V

DC Output Current (Maximum Sink Current/Pin) 120 m	Α
Power Dissipation	Ν
Static Discharge Voltage>2001 (per MIL-STD-883, Method 3015)	V

Operating Range

Range	Ambient Temperature	V _{cc}
Commercial	–40°C to +85°C	5V ± 5%

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	Min.	Typ. ^[5]	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} =Min., I _{OH} =-15 mA	2.4	3.3		٧
V _{OL}	Output LOW Voltage	V _{CC} =Min., I _{OL} =12 mA		0.3	0.55	٧
R _{OUT}	Output Resistance	V _{CC} =Min., I _{OL} =12 mA	20	25	40	Ω
V _{IH}	Input HIGH Voltage		2.0			٧
V _{IL}	Input LOW Voltage				0.8	٧
V _H	Hysteresis ^[6]	All inputs		0.2		٧
V _{IK}	Input Clamp Diode Voltage	V _{CC} =Min., I _{IN} =-18 mA		-0.7	-1.2	V
I _{IH}	Input HIGH Current	V _{CC} =Max., V _{IN} =2.7V			±1	μΑ
I _{IL}	Input LOW Current	V _{CC} =Max., V _{IN} =0.5V			±1	μΑ
lozh	Off State HIGH-Level Output Current	V _{CC} =Max., V _{OUT} =2.7V			10	μΑ
lozL	Off State LOW-Level Output Current	V _{CC} =Max., V _{OUT} =0.5V			-10	μА
los	Output Short Circuit Current[7]	V _{CC} =Max., V _{OUT} =0.0V	-60	-120	-225	mA
l _{OFF}	Power-Off Disable	V _{CC} =0V, V _{OUT} =4.5V			±1	μΑ

Capacitance^[6]

Parameter	Description	Test Conditions	Typ. ^[5]	Max.	Unit
C _{IN}	Input Capacitance		5	10	pF
C _{OUT}	Output Capacitance		9	12	pF

Notes:

- Unless otherwise noted, these limits are over the operating free-air temperature range. Unused inputs must always be connected to an appropriate logic voltage level, preferably either $V_{\rm CC}$ or ground.
- T_A is the "instant on" case temperature.
- Typical values are at V_{CC}=5.0V, T_A=+25°C ambient.
- This parameter is guaranteed but not tested.

 This parameter is guaranteed but not tested.

 Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parametric tests. In any sequence of parameter tests, I_{OS} tests should be performed last.



Power Supply Characteristics

Parameter	Description	Test Conditions	Typ . ^[5]	Max.	Unit
Icc	Quiescent Power Supply Current	$\begin{aligned} &V_{CC}\text{=}Max.,\ V_{IN} \leq 0.2V,\\ &V_{IN} \geq V_{CC}\text{-}0.2V \end{aligned}$	0.1	0.2	mA
Δl _{CC}	Quiescent Power Supply Current (TTL inputs)	V _{CC} =Max., V _{IN} =3.4V, ^[8] f ₁ =0, Outputs Open	0.5	2.0	mA
I _{CCD}	Dynamic Power Supply Current ^[9]	$V_{CC}=Max.$, One Input Toggling, 50% Duty Cycle, Outputs Open, $\overline{OE}=GND$, $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC}-0.2V$	0.06	0.12	mA/ MHz
l _C	Total Power Supply Current ^[10]	$\begin{split} &V_{CC}\text{=}\text{Max., }50\% \text{ Duty Cycle,}\\ &\text{Outputs Open,}\\ &\text{One Bit Toggling at }f_1\text{=}10 \text{ MHz,}\\ &\overline{\text{OE}}\text{=}\text{GND,}\\ &V_{IN}\text{\leq} 0.2\text{V or }V_{IN}\text{\geq} V_{CC}\text{-}0.2\text{V} \end{split}$	0.7	1.4	mA
		V _{CC} =Max., 50% Duty Cycle, Outputs Open, One Bit Toggling at f ₁ =10 MHz, OE=GND, V _{IN} =3.4V or V _{IN} =GND	1.0	2.4	mA
		$\begin{array}{c} V_{CC}\text{=}\text{Max.}, \\ \text{50\% Duty Cycle, Outputs Open,} \\ \text{Four Bits Toggling at } f_1\text{=}2.5 \text{ MHz,} \\ \overline{\text{OE}}\text{=}\text{GND,} \\ V_{\text{IN}} \leq 0.2 \text{V or } V_{\text{IN}} \geq V_{CC}\text{-}0.2 \text{V} \end{array}$	0.7	1.4 ^[11]	mA
		$\begin{array}{c} V_{CC}\text{=}\text{Max.,} \\ \text{50\% Duty Cycle, Outputs Open,} \\ \text{Four Bits Toggling at } f_1\text{=}2.5 \text{ MHz,} \\ \overline{\text{OE}}\text{=}\text{GND,} \\ V_{\text{IN}}\text{=}3.4\text{V or } V_{\text{IN}}\text{=}\text{GND} \end{array}$	1.7	5.4 ^[11]	mA

Notes:

- 8. Per TTL driven input (V_{IN}=3.4V); all other inputs at V_{CC} or GND.

 9. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

 10. Ic = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}
 I_C = I_{CC}+ΔI_{CC}D_HN_T+I_{CCD}(f₀/2 + f₁N₁)
 I_{CC} = Quiescent Current with CMOS input levels

 ΔI_{CC} = Power Supply Current for a TTL HIGH input
 (V_{IN}=3.4V)
 - - - (V_{IN}=3.4V)

 - $(v_{IN}=3.4V)$ $D_H = Duty Cycle for TTL inputs HIGH$ $N_T = Number of TTL inputs at <math>D_H$ $I_{CCD} = Dynamic Current caused by an input transition pair$ (HLH or LHL)

 f₀ = Clock frequency for registered devices, otherwise zero
- f₁ = Input signal frequency
 N₁ = Number of inputs changing at f₁
 All currents are in milliamps and all frequencies are in megahertz.
 Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.



Switching Characteristics Over the Operating Range^[12]

		CY74FCT2257AT		CY74FCT2257CT				
		Commercial		Commercial		1		
Parameter	Description	Min.	Max.	Min.	Max.	Unit	Fig. No. ^[13]	
t _{PLH} t _{PHL}	Propagation Delay I _a , I _b to Y	1.5	6.0	1.5	4.3	ns	1, 3	
t _{PLH} t _{PHL}	Propagation Delay S to O	1.5	10.5	1.5	5.2	ns	1, 3	
t _{PZH} t _{PZL}	Output Enable Time	1.5	8.5	1.5	6.0	ns	1, 7, 8	
t _{PHZ} t _{PLZ}	Output Disable Time	1.5	6.0	1.5	5.0	ns	1, 7, 8	

Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
4.3	CY74FCT2257CTQC	Q1	16-Lead (150-Mil) QSOP	Commercial
	CY74FCT2257CTSOC	S1	16-Lead (300-Mil) Molded SOIC]
5.0	CY74FCT2257ATQC	Q1	16-Lead (150-Mil) QSOP	Commercial
	CY74FCT2257ATSOC	S1	16-Lead (300-Mil) Molded SOIC	1

Notes:


Minimum lists are guaranteed but not tested on Propagation Delays
 See "Parameter Measurement Information" in the General Information section.


Document #: 38-00340-B




Package Diagrams

16-Lead Quarter Size Outline Q1









DIMENSIONS IN INCHES MIN. MAX.


LEAD COPLANARITY 0.004 MAX.

16-Lead Molded SOIC S1



DIMENSIONS IN INCHES MIN. MAX.
LEAD COPLANARITY 0.004 MAX.





[©] Cypress Semiconductor Corporation, 1996. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfurnion or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.