

FDD3570

80V N-Channel PowerTrench® MOSFET


General Description


This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers.

This MOSFET features faster switching and lower gate change than other MOSFETs with comparable $R_{\rm DS(ON)}$ specifications resulting in DC/DC power supply designs with higher overall efficiency.

Features

- 10 A, 80 V. $R_{DS(ON)} = 20 \text{ m}\Omega$ @ $V_{GS} = 10 \text{ V}$ $R_{DS(ON)} = 23 \text{ m}\Omega$ @ $V_{GS} = 6 \text{ V}$
- · Fast switching speed
- High performance trench technology for extremely low $R_{\mbox{\scriptsize DS}(\mbox{\scriptsize ON})}$
- · High power and current handling capability





Absolute Maximum Ratings

T_A=25°C unless otherwise noted

Symbol	Parameter	Ratings	Units
V _{DSS}	Drain-Source Voltage	80	V
V _{GSS}	Gate-Source Voltage	± 20	V
I _D	Maximum Drain Current-Continuous (Note 1)	43	А
	(Note 1a)	10	
	Maximum Drain Current – Pulsed	110	
P _D	Maximum Power Dissipation @T _C = 25°C (Note 1)	69	W
	$T_A = 25^{\circ}C$ (Note 1a)	3.4	
	$T_A = 25^{\circ}C$ (Note 1b)	1.3	
T _J , T _{STG}	Operating and Storage Junction Temperature Range	-55 to +150	°C

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction-to- Case	(Note 1)	1.8	°C/W
Rela	Thermal Resistance, Junction-to- Ambient	(Note 1b)	96	°C/W

Package Marking and Ordering Information

Device Marking		Device	Reel Size	Tape width	Quantity	
-	FDD3570	FDD3570	13"	16mm	2500	

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Drain-Sou	urce Avalanche Ratings (Note 2)	1	I.	I.	I.	
W _{DSS}	Single Pulse Drain-Source Avalanche Energy	$V_{DD} = 40 \text{ V}, \qquad I_{D} = 10 \text{ A}$			360	mJ
I _{AR}	Maximum Drain-Source Avalanche Current				10	Α
Off Chara	ecteristics	•	•	•	•	
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_{D} = 250 \mu\text{A}$	80			V
$\Delta BV_{DSS} \over \Delta T_{J}$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu A$, Referenced to $25^{\circ}C$		78		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 64 \text{ V}, \qquad V_{GS} = 0 \text{ V}$			1	μΑ
I _{GSSF}	Gate-Body Leakage, Forward	$V_{GS} = 20 \text{ V}, \qquad V_{DS} = 0 \text{ V}$			100	nA
I _{GSSR}	Gate-Body Leakage, Reverse	V _{GS} = -20 V, V _{DS} = 0 V			-100	nA
On Chara	cteristics (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	2	2.4	4	V
$\Delta V_{GS(th)} \over \Delta T_{,J}$	Gate Threshold Voltage Temperature Coefficient	I _D = 250 μA, Referenced to 25°C		-7		mV/°C
R _{DS(on)}	Static Drain–Source On–Resistance	$V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}$ $V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}, T_J = 125^{\circ}\text{C}$ $V_{GS} = 6 \text{ V}, I_D = 9 \text{ A}$		15 27 16	20 40 23	mΩ
I _{D(on)}	On–State Drain Current	$V_{GS} = 10 \text{ V}, \qquad V_{DS} = 5 \text{ V}$	25			Α
g _{FS}	Forward Transconductance	$V_{DS} = 5 \text{ V}, \qquad I_{D} = 14 \text{ A}$		40		S
Dynamic	Characteristics					
Ciss	Input Capacitance	$V_{DS} = 40 \text{ V}, \qquad V_{GS} = 0 \text{ V},$		2800		pF
Coss	Output Capacitance	f = 1.0 MHz		230		pF
C _{rss}	Reverse Transfer Capacitance	_		117		pF
Switching	Characteristics (Note 2)	1	I	I	I	
t _{d(on)}	Turn-On Delay Time	$V_{DD} = 40 \text{ V}, \qquad I_{D} = 1 \text{ A},$		20	32	ns
t _r	Turn-On Rise Time	$V_{GS} = 10 \text{ V}, \qquad R_{GEN} = 6 \Omega$		12	24	ns
t _{d(off)}	Turn-Off Delay Time	1		60	95	ns
t _f	Turn-Off Fall Time	1		24	38	ns
Q _g	Total Gate Charge	$V_{DS} = 40V$, $I_{D} = 9 A$,		54	76	nC
Q _{gs}	Gate–Source Charge	$V_{GS} = 10 \text{ V},$		9.6		nC
Q _{gd}	Gate-Drain Charge			14		nC
Drain-So	urce Diode Characteristics a	nd Maximum Ratings				
Is	Maximum Continuous Drain-Source				2.8	Α
V _{SD}	Drain–Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = 2.8 \text{ A}$ (Note 2)		0.72	1.2	V

Notes:

1. $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



 a) R_{θJA} = 40 °C/W when mounted on a 1in² pad of 2 oz copper.



b) $R_{\theta JA} = 96 \, ^{\circ}\text{C/W}$ when mounted on a minimum pad.

Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width < 300μ s, Duty Cycle < 2.0%

Typical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics







Figure 7. Gate Charge Characteristics.








Figure 8. Capacitance Characteristics.

Figure 9. Maximum Safe Operating Area.






Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

 $ACEx^{TM}$ FASTr™ PowerTrench® SyncFET™ Bottomless™ QFET™ TinyLogic™ GlobalOptoisolator™ QSTM UHC™ CoolFET™ GTO™ **VCX**TM $CROSSVOLT^{TM}$ QT Optoelectronics™ HiSeC™

DOME™ ISOPLANAR™ Quiet Series™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.