



T-46-07-11

MM54HCT373/MM74HCT373/MM54HCT374/MM74HCT374

**MM54HCT373/MM74HCT373**  
**TRI-STATE® Octal D-Type Latch**  
**MM54HCT374/MM74HCT374**  
**TRI-STATE Octal D-Type Flip-Flop**

**General Description**

The MM54HCT373/MM74HCT373 octal D-type latches and MM54HCT374/MM74HCT374 Octal D-type flip flops advanced silicon-gate CMOS technology, which provides the inherent benefits of low power consumption and wide power supply range, but are LS-TTL input and output characteristic & pin-out compatible. The TRI-STATE outputs are capable of driving 15 LS-TTL loads. All inputs are protected from damage due to static discharge by internal diodes to V<sub>CC</sub> and ground.

When the MM54HCT373/MM74HCT373 LATCH ENABLE input is high, the Q outputs will follow the D inputs. When the LATCH ENABLE goes low, data at the D inputs will be retained at the outputs until LATCH ENABLE returns high again. When a high logic level is applied to the OUTPUT CONTROL input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.

The MM54HCT374/MM74HCT374 are positive edge triggered flip-flops. Data at the D inputs, meeting the setup and hold time requirements, are transferred to the Q outputs on


positive going transitions of the CLOCK (CK) input. When a high logic level is applied to the OUTPUT CONTROL (OC) input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.

MM54HCT/MM74HCT devices are intended to interface between TTL and NMOS components and standard CMOS devices. These parts are also plug in replacements for LS-TTL devices and can be used to reduce power consumption in existing designs.

**Features**

- TTL input characteristic compatible
- Typical propagation delay: 20 ns
- Low input current: 1 μA maximum
- Low quiescent current: 80 μA maximum
- Compatible with bus-oriented systems
- Output drive capability: 15 LS-TTL loads

**Connection Diagram**



Top View

Top View

'HC373

'HC374

Order Number MM54HCT373\* or MM74HCT373\*

Order Number MM54HCT374\* or MM74HCT374\*

\*Please look into Section 8, Appendix D for availability of various package types.

4

T-46-07-11

MM54HCT373/MM74HCT373/MM54HCT374/MM74HCT374

**Absolute Maximum Ratings** (Notes 1 & 2)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V <sub>CC</sub> )	-0.5 to +7.0V
DC Input Voltage (V <sub>IN</sub> )	-1.5 to V <sub>CC</sub> +1.5V
DC Output Voltage (V <sub>OUT</sub> )	-0.5 to V <sub>CC</sub> +0.5V
Clamp Diode Current (I <sub>IK</sub> , I <sub>OK</sub> )	±20 mA
DC Output Current, per pin (I <sub>OUT</sub> )	±35 mA
DC V <sub>CC</sub> or GND Current, per pin (I <sub>CC</sub> )	±70 mA
Storage Temperature Range (T <sub>STG</sub> )	-65°C to +150°C
Power Dissipation (P <sub>D</sub> ) (Note 3)	600 mW
S.O. Package only	500 mW
Lead Temp. (T <sub>L</sub> ) (Soldering 10 seconds)	260°C

**Operating Conditions**

	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )	4.5	5.5	V
DC Input or Output Voltage (V <sub>IN</sub> , V <sub>OUT</sub> )	0	V <sub>CC</sub>	V
Operating Temp. Range (T <sub>A</sub> )			
MM74HCT	-40	+85	°C
MM54HCT	-55	+125	°C
Input Rise or Fall Times (t <sub>r</sub> , t <sub>f</sub> )		500	ns

**DC Electrical Characteristics** V<sub>CC</sub>=5V ±10% (unless otherwise specified)

Symbol	Parameter	Conditions	T <sub>A</sub> =25°C		74HCT	54HCT	Units	
			Typ	Guaranteed Limits				
			T <sub>A</sub> =-40 to 85°C		T <sub>A</sub> =-55 to 125°C			
V <sub>IH</sub>	Minimum High Level Input Voltage			2.0	2.0	2.0		V
V <sub>IL</sub>	Maximum Low Level Input Voltage			0.8	0.8	0.8		V
V <sub>OH</sub>	Minimum High Level Output Voltage	V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>  I <sub>OUT</sub>  =20 μA  I <sub>OUT</sub>  =6.0 mA, V <sub>CC</sub> =4.5V  I <sub>OUT</sub>  =7.2 mA, V <sub>CC</sub> =5.5V	V <sub>CC</sub>	V <sub>CC</sub> -0.1	V <sub>CC</sub> -0.1	V <sub>CC</sub> -0.1		V
			4.2	3.98	3.84	3.7		V
			5.7	4.98	4.84	4.7		V
V <sub>OL</sub>	Maximum Low Level Voltage	V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>  I <sub>OUT</sub>  =20 μA  I <sub>OUT</sub>  =6.0 mA, V <sub>CC</sub> =4.5V  I <sub>OUT</sub>  =7.2 mA, V <sub>CC</sub> =5.5V	0	0.1	0.1	0.1		V
			0.2	0.26	0.33	0.4		V
			0.2	0.26	0.33	0.4		V
I <sub>IN</sub>	Maximum Input Current	V <sub>IN</sub> =V <sub>CC</sub> or GND, V <sub>IH</sub> or V <sub>IL</sub>		±0.1	±1.0	±1.0		μA
I <sub>OZ</sub>	Maximum TRI-STATE Output Leakage Current	V <sub>OUT</sub> =V <sub>CC</sub> or GND Enable=V <sub>IH</sub> or V <sub>IL</sub>		±0.5	±5.0	±10		μA
I <sub>CC</sub>	Maximum Quiescent Supply Current	V <sub>IN</sub> =V <sub>CC</sub> or GND I <sub>OUT</sub> =0 μA		8.0	80	160		μA
		V <sub>IN</sub> =2.4V or 0.5V (Note 4)		1.0	1.3	1.5		mA

**Note 1:** Absolute Maximum Ratings are those values beyond which damage to the device may occur.  
**Note 2:** Unless otherwise specified all voltages are referenced to ground.  
**Note 3:** Power Dissipation temperature derating — plastic "N" package: -12 mW/°C from 65°C to 85°C; ceramic "J" package: -12 mW/°C from 100°C to 125°C.  
**Note 4:** Measured per pin. All others tied to V<sub>CC</sub> or ground.

**AC Electrical Characteristics** MM54HCT373/MM74HCT373

T-46-07-11

V<sub>CC</sub> = 5.0V, t<sub>r</sub> = t<sub>f</sub> = 6 ns T<sub>A</sub> = 25°C (unless otherwise specified)

Symbol	Parameter	Conditions	Typ	Guaranteed Limit	Units
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay Data to Output	C <sub>L</sub> = 45 pF	18	25	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay Latch Enable to Output	C <sub>L</sub> = 45 pF	21	30	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Maximum Enable Propagation Delay Control to Output	C <sub>L</sub> = 45 pF R <sub>L</sub> = 1 kΩ	20	28	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Maximum Disable Propagation Delay Control to Output	C <sub>L</sub> = 5 pF R <sub>L</sub> = 1 kΩ	18	25	ns
t <sub>w</sub>	Minimum Clock Pulse Width			16	ns
t <sub>S</sub>	Minimum Setup Time Data to Clock			5	ns
t <sub>H</sub>	Minimum Hold Time Clock to Data			10	ns

**AC Electrical Characteristics** MM54HCT373/MM74HCT373

V<sub>CC</sub> = 5.0V ± 10%, t<sub>r</sub> = t<sub>f</sub> = 6 ns (unless otherwise specified)

Symbol	Parameter	Conditions	T <sub>A</sub> = 25°C		74HCT	54HCT	Units	
			T <sub>A</sub> = -40 to 85°C					T <sub>A</sub> = -55 to 125°C
			Typ				Guaranteed Limits	
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay Data to Output	C <sub>L</sub> = 50 pF C <sub>L</sub> = 150 pF	22	30	37	45	ns	
			30	40	50	60	ns	
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay Latch Enable to Output	C <sub>L</sub> = 50 pF C <sub>L</sub> = 150 pF	25	35	44	53	ns	
			32	45	56	68	ns	
t <sub>PZH</sub> , t <sub>PZL</sub>	Maximum Enable Propagation Delay Control to Output	C <sub>L</sub> = 50 pF C <sub>L</sub> = 150 pF R <sub>L</sub> = 1 kΩ	21	30	37	45	ns	
			30	40	50	60	ns	
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Maximum Disable Propagation Delay Control to Output	C <sub>L</sub> = 50 pF R <sub>L</sub> = 1 kΩ	21	30	37	45	ns	
t <sub>THL</sub> , t <sub>TLH</sub>	Maximum Output Rise and Fall Time	C <sub>L</sub> = 50 pF	8	12	15	18	ns	
t <sub>w</sub>	Minimum Clock Pulse Width			16	20	24	ns	
t <sub>S</sub>	Minimum Setup Time Data to Clock			5	6	8	ns	
t <sub>H</sub>	Minimum Hold Time Clock to Data			10	13	20	ns	
C <sub>IN</sub>	Maximum Input Capacitance			10	10	10	pF	
C <sub>OUT</sub>	Maximum Output Capacitance			20	20	20	pF	
C <sub>PD</sub>	Power Dissipation Capacitance (Note 5)	OC = V <sub>CC</sub>		5			pF	
		OC = GND		52			pF	

Note 5: C<sub>PD</sub> determines the no load dynamic power consumption, P<sub>D</sub> = C<sub>PD</sub> V<sub>CC</sub><sup>2</sup> f + I<sub>CC</sub> V<sub>CC</sub>, and the no load dynamic current consumption, I<sub>S</sub> = C<sub>PD</sub> V<sub>CC</sub> f + I<sub>CC</sub>.

**Truth Table**

'373

Output Control	LE	Data	373 Output
L	H	H	H
L	H	L	L
L	L	X	Q <sub>0</sub>
H	X	X	Z

H = high level, L = low level  
 Q<sub>0</sub> = level of output before steady-state input conditions were established.  
 Z = high impedance

'374

Output Control	Clock	Data	Output (374)
L	↑	H	H
L	↑	L	L
L	L	X	Q <sub>0</sub>
H	X	X	Z

H = High Level, L = Low Level  
 X = Don't Care  
 ↑ = Transition from low-to-high  
 Z = High Impedance state  
 Q<sub>0</sub> = The level of the output before steady state input conditions were established.

MM54HCT373/MM74HCT373/MM54HCT374/MM74HCT374

4

MM54HCT373/MM74HCT373/MM54HCT374/MM74HCT374

**AC Electrical Characteristics** MM54HCT374/MM74HCT374

$V_{CC}=5.0V$ ,  $t_r=t_f=6\text{ ns}$ ,  $T_A=25^\circ C$  (unless otherwise specified)

T-46-07-11

Symbol	Parameter	Conditions	Typ	Guaranteed Limit	Units
$f_{MAX}$	Maximum Clock Frequency		50	30	MHz
$t_{PHL}$ , $t_{PLH}$	Maximum Propagation Delay to Output	$C_L = 45\text{ pF}$	20	32	ns
$t_{PZH}$ , $t_{PZL}$	Maximum Enable Propagation Delay Control to Output	$C_L = 45\text{ pF}$ $R_L = 1\text{ k}\Omega$	19	28	ns
$t_{PHZ}$ , $t_{PLZ}$	Maximum Disable Propagation Delay Control to Output	$C_L = 5\text{ pF}$ $R_L = 1\text{ k}\Omega$	17	25	ns
$t_W$	Minimum Clock Pulse Width			20	ns
$t_S$	Minimum Setup Time Data to Clock			5	ns
$t_H$	Minimum Hold Time Clock to Data			16	ns

**AC Electrical Characteristics** MM54HCT374/MM74HCT374

$V_{CC}=5.0V \pm 10\%$ ,  $t_r=t_f=6\text{ ns}$  (unless otherwise specified)

Symbol	Parameter	Conditions	$T_A = 25^\circ C$			Units	
			Typ	74HCT $T_A = -40\text{ to }85^\circ C$	54HCT $T_A = -55\text{ to }125^\circ C$		
$f_{MAX}$	Maximum Clock Frequency			30	24	20	MHz
$t_{PHL}$ , $t_{PLH}$	Maximum Propagation Delay to Output	$C_L = 50\text{ pF}$ $C_L = 150\text{ pF}$	22	36	45	48	ns
			30	46	57	69	ns
$t_{PZH}$ , $t_{PZL}$	Maximum Enable Propagation Delay Control to Output	$C_L = 50\text{ pF}$ $C_L = 150\text{ pF}$ $R_L = 1\text{ k}\Omega$	21	30	37	45	ns
			30	40	50	60	ns
$t_{PHZ}$ , $t_{PLZ}$	Maximum Disable Propagation Delay Control to Output	$C_L = 50\text{ pF}$ $R_L = 1\text{ k}\Omega$	21	30	37	45	ns
$t_{THL}$ , $t_{TLH}$	Maximum Output Rise and Fall Time	$C_L = 50\text{ pF}$	8	12	15	18	ns
$t_W$	Minimum Clock Pulse Width			16	20	24	ns
$t_S$	Minimum Setup Time Data to Clock			20	25	30	ns
$t_H$	Minimum Hold Time Clock to Data			5	5	5	ns
$C_{IN}$	Maximum Input Capacitance			10	10	10	pF
$C_{OUT}$	Maximum Output Capacitance			20	20	20	pF
$C_{PD}$	Power Dissipation Capacitance (Note 5)	$OC = V_{CC}$		5			pF
		$OC = GND$		58			pF


Note 5:  $C_{PD}$  determines the no load power consumption,  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} V_{CC} f + I_{CC}$ .

T-46-07-11


MM54HCT373/MM74HCT373/MM54HCT374/MM74HCT374

Logic Diagrams

MM54HCT373/MM74HCT373



MM54HCT374/MM74HCT374



4