Q

High-Speed CMOS 4K x 16 Asynchronous Dual-Port RAM

QS7024A


FEATURES

- · High-speed asynchronous dual-port architecture
- · Access times from either port, 20/25/35/55 ns
- · Industry standard pin-out
- Independent port access and control
- Separate byte controls for bus muxing
- Master/slave pin, for width expansion
- Depth expandable
- · Low-noise outputs, for quiet operation
- Integrated arbitration:
 - Semaphores
 - Interrupts
 - Busy Flags
- Industrial temperature range available (-40°C to 85°C)
- 100-pin TQFP and 84-pin PLCC

DESCRIPTION

The QS7024A is an asynchronous 4K x 16 Dual-Port RAM. This device can be used as a stand-alone 64Kbit Dual-Port RAM, or multiple devices can be interconnected for 32-bit or more word systems without adding discrete logic. Both ports can be written to and read from simultaneously. Coincidental address matches are arbitrated internally using the busy flag. Other arbitration schemes are catered for, such as semaphores and interrupts. CE powers down the memory array, permitting the device to enter very low power standby mode. This device can be used in DSP applications, data communications, networking, graphics and multiprocessing. The use of multiple power and ground pins and output waveform control and input noise filters dramatically reduces noise susceptibility and ground bounce.


FIGURE 1. FUNCTIONAL BLOCK DIAGRAM




Notes

- 1. M/S HIGH, BUSY is output, M/S LOW, BUSY is intput.
- 2. BUSY and INT outputs are non-tri-stated push-pull.

FIGURE 2. 100-PIN TQFP PINOUT (Top view)





FUNCTIONAL DESCRIPTION

The QS7024A provides two ports with separate controls, address buses and data buses that permit independent read and write accesses to any memory location. The QS7024A has an automatic powerdown feature controlled by CE. When this is inactive. the RAM array and sense amplifiers are turned off and the part enters standby mode.

POWER-DOWN OPERATION

These devices have an automatic power-down feature controlled by CE, the dual-port RAM enable, and SEM, the semaphore enable. The CE and SEM pins control on-chip power-down circuitry that permits the respective port to go into standby mode when not selected. This is the condition shown in the TABLE 2. NON-CONTENTIOUS READ AND WRITE where CE and SEM are both HIGH or both LOW.

TABLE 1. PIN DESCRIPTIONS, QS7024A

Left Port	Right Port	Input Or Output	Pin Description	Active State
I/Onl	I/Onr	Input & Output	Bi-directional Data Port	X
Anl	Ann	Input	Address Bus	X
R/WL	R/W̄R	Input	Read/Write Select Pin	Note 1
ŌĒL	ŌĒя	Input	Output Enable	L
ŪΒι	Ū B R	Input	Upper Byte Select	L
<u>LB</u> L	LBR	Input	Lower Byte Select	L
BUSYL	BUSYR	Input & Output	Busy Flag	L
SEML	SEMR	Input	Semaphore Enable	L
<u>INT</u> L	ĪNTR	Output	Interrupt Flag	L
CEL	CER	Input	Chip Enable	7
M/	รี	Input	Master/Slave	Note 2

Notes:

- 1. Write when LOW, read when HIGH.
- 2. Slave when LOW, master when HIGH.

TABLE 2. NON-CONTENTIOUS READ/WRITE


R/W	ŪB	LΒ	CE	ŌĒ	SEM	I/O15-8	VO7-0	Mode
Х	Х	Х	Н	Х	Н	HIGH-Z	HIGH-Z	Power-Down HIGH-Z
Х	Х	Х	L	Х	L	HIGH-Z	HIGH-Z	Power-Down HIGH-Z
Х	Н	Н	Х	Х	Н	HIGH-Z	HIGH-Z	Both Bytes Deselected
Х	Х	Х	Х	Н	X	HIGH-Z	HIGH-Z	Outputs Disabled
L	Н	L	L	Х	Н	HIGH-Z	WR I/O	Data Write Lower Byte Only
L	L	Н	L	X	Н	WR I/O	HIGH-Z	Data Write Upper Byte Only
L	L	L	L	Х	Н	WR I/O	WR I/O	Data Write Both Bytes
Н	Н	L	L	L	Н	HIGH-Z	RD I/O	Data Read Lower Byte Only
Н	L	Н	L	L	Н	RD I/O	HIGH-Z	Data Read Upper Byte Only
Н	L	L	L	L	Н	RD I/O	RD I/O	Data Read Both Bytes

INTERRUPTS (INT)

When the left port wants to interrupt the right port, the left port writes to location FFF(HEX) setting the INTs flag. The flag is cleared by reading FFF from the right port. A 16-bit message at these locations is user defined.

When the right port wants to interrupt the left port, the right port writes to location FFE(HEX) which sets the $\overline{\text{INTL}}$ flag. The flag is cleared by reading FFE from the left port.

FIGURE 4. USE OF INTERRUPTS IN A MULTIPROCESSING APPLICATION



BUSY LOGIC (BUSY)

BUSY logic prevents writes to the same address. Writes are arbitrated so that one port will gain access to write, and the other port will be prevented from writing by BUSY being asserted. This condition only happens on writes and prevents data corruption due to simultaneous address accesses. This feature can be disabled when the part is put into slave mode.

TABLE 3. BUSY ARBITRATION

	Inp	uts	Outp	outs	
CĒ.		A11L-A0L A11R-A0R		BUSY _{R⁽¹⁾}	Function
Х	Х	No Match	Н	Н	Normal
Н	Х	Match	Н	Н	Normal
Х	Н	Match	Н	Н	Normal
L	L	Match	_	_	Write Inhibit(2

Notes:

- BUSYL and BUSYR are outputs when the device is in master mode. BUSYL and BUSYR are inputs when the device is in slave mode.
- Write inhibit occurs on same port as BUSY output LOW.

TABLE 4. INTERRUPT FLAG TRUTH TABLE(1)

	Left Port					ı				
R/W∟	<u>CE</u> L	<u>OE</u> r	A11L-A0L	ĪNTL	R/WR	CER	OE r	A11 _R -A0 _R	ĪNĪR	Function
L	L	Х	FFF	Х	Х	Х	Х	Х	L ⁽²⁾	Set INTR Flag
Х	Х	Х	Х	Χ	Х	L	L	FFF	H ⁽³⁾	Reset INTR Flag
Х	Х	Х	Х	L ⁽³⁾	L	L	Х	FFE	Х	Set INTL Flag
X	L	L	FFE	H ⁽²⁾	Х	Χ	Х	Х	Х	Reset INTL Flag

Notes:

- 1. BUSYL and BUSYR = H.
- 2. If $\overline{BUSY}_L = L$, then no change.
- 3. If BUSYR = L, then no change.

WIDTH AND DEPTH EXPANSION WITH QS7024A DUAL-PORT RAMS

If the write inhibit function of busy logic is not enabled, the busy logic can be disabled by placing the part into slave mode with the M/ \overline{S} pin. Once in slave mode, the \overline{BUSY} pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the \overline{BUSY} pins HIGH. If desired, unintended write operations can be prevented by tying the \overline{BUSY} pin for that port LOW.

The BUSY outputs on the QS7024A RAM in master mode are push-pull type outputs and do not require pull-up resistors to operate. If these RAMs are being expanded in depth, then BUSY indication for the resulting array requires the use of an external AND gate.

ENHANCED SEMAPHORES

The QS7024A is an extremely fast dual-port x16 CMOS static RAM with an additional eight address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the dual-port RAM to claim a privilege over the other processor for functions defined by the system clesigner's software. For example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the dual-port RAM or any other shared resource, for example to protect blocks of data (see Figure 5).

The dual-port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are

identical in function to standard CMOS static RAMs and can be read from or written to at the same time with the only possible conflict arising from the simultaneous writing or a simultaneous read/write of a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the dual-port RAM.

SEMAPHORE APPLICATION

Systems which can best use the QS7024A contain multiple processors or controllers and are typically very high speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the QS7024A's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The QS7024A does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high speed systems.

In addition, the use of the \overline{UB} and \overline{LB} controls allows individual byte control of the I/O bus when in sema-phore mode and hence adds the ability to be tristated.

TABLE 5. SEMAPHORES

SEM	ÜB	ĪΒ	MSBYTES	LSBYTES
L	L	L	DDDD DDDD(1)	DDDD DDDD(1)
L	L	Н	DDDD DDDD ⁽¹⁾	ZZZZ ZZZZ
L	Н	L	ZZZZ ZZZZ	DDDD DDDD ⁽¹⁾
L	Н	Н	ZZZZ ZZZZ	ZZZZ ZZZZ

Note:

1. "D" means active outputs

For example, use of this method of memory segmentation in Figure 5 allows Ethernet packets to be stored in a 1K memory area and CPU instructions to be stored in two blocks of 1K and 512, etc. The granularity is extremely flexible and can be from one word to the full memory map.

FIGURE 5. TYPICAL MEMORY PARTI-TIONING USING ENHANCED SEMA-PHORES

	UByte	LByte	
Address FFF FFE	inter		
	Memory	Area 1	512
	Memory	Area 2	128
	Memory	Area 3	128
	Unu	sed	
	CPU Ins	ructions	512
	CPU ins	ructions	1K
	Unt	ised	
Address 0000		rnet kets	1K

SEMAPHORE ACCESS

The eight semaphore flags reside within the QS7024A in a separate memory space from the dual-port RAM. This address space is accessed by placing a low input on the \overline{SEM} pin (which acts as a chip select for the semaphore flags) and using the other control pins (address, \overline{UB} , \overline{UB} , \overline{OE} , and $\overline{R/W}$) as they would be used in accessing a standard static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A2-A0.

When the semaphores are being accessed, none of the other address pins has any effect.

When writing to a semaphore, only data pin D0 is used. If a low level is written into an unused semaphore location, that flag will be set to a "0" on that side and a "1" on the other side. That semaphore can now only be modified by the side showing the "0." When a "1" is written into the same location from the same side, the flag will be set to a "1" for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that

the side which is able to write a "0" into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. A "0" written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a "1" reads as a "1" in all data bits, the semaphore flag will force its side of the semaphore flag and the other side HIGH. This condition will continue until a "0" is written to the same semaphore request latch. Should the other side's semaphore request latch have been written "0" in the meantime, the semaphore flag will flip over to other side as soon as a "1" is written into the first-side request latch. These flags will now stay LOW until the semaphore request latch is written to a "1." If a semaphore is requested and a processor which requested it no longer needs the resource, the entire system can hang up until a "1" is written into the semaphore request latch.

The critical case of semaphore timing is when both request a single token by attempting to write a "0" at the same time. The semaphore logic is specially designed to resolve this problem if simultaneous requests are made.

TABLE 6. SEMAPHORE ADDRESSING

AXA3	A2	A1	AO	Semaphore Flag
Х	0	0	0	1
Х	0	0	1	2
Х	0	1	0	3
Х	0	1	1	4
Х	1	0	0	5
Х	1	0	1	6
Х	1	1	0	7
X	1	1	1	8

SEMAPHORE OPERATION

When a semaphore flag is read, its value is spread into all data so that a flag that is a "1" reads as a "1" in all data bits, and a flag containing a "0" reads as all "0"s.

A sequence write/read must be used by the semaphore in order to guarantee that no system-level contention will occur. A processor requests access to shared resources by attempting to write a "0" into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a "0," yet the semaphore flag will appear as "1," a fact which the processor will verify by the subsequent read.

SEMAPHORE ARCHITECTURE

The semaphore logic is a set of eight latches (see Figure 6) which are independent of the dual-port RAM.


These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared

resource is in use. The semaphores provide a hardware assist for a use assignment method called "token passing allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch.

This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active LOW. A token is requested by writing a "0" into a semaphore latch and is released when the same side writes a "1" to that latch

FIGURE 6. SEMAPHORE LATCHES



QS7024A PRELIMINARY

TABLE 7. SEMAPHORE READ/WRITE

R/W	ŪB	ΪΒ	CE	ŌĒ	SEM	1/015-8	1/07-0	Output Mode
Н	L	٦	Н	L	L	Dout	Dout	Read Data in Semaphore Flag
Н	H	Н	Х	L	L	HIGH-Z	HIGH-Z	Read Data in Semaphore Flag
1	Х	Х	Η	Х	L	Din	Din	Write Data (D0) into Semaphore Location
1	Н	Н	Н	Х	L	Din	Din	Write Data (D0) into Semaphore Location
Х	Х	L	L	Х	L	HIGH-Z	HIGH-Z	Power-Down HIGH-Z
Х	L	X	L	Х	L	HIGH-Z	HIGH-Z	Power-Down HIGH-Z
H	L	Н	Н	L	L	D out	HIGH-Z	Douт Semaphore Upper Byte
	H	L	Τ	L	L	HIGH-Z	Dоит	Dout Semaphore Lower Byte

 TABLE 8. SEMAPHORE WRITE SEQUENCE (one of the eight semaphores)

Function	Action	Left	Right		
Port	Writes	1/015-0	1/015-0	Status	
No Action	_	1	1	Semaphore Free	
Left	0	0	1	Left Port Obtains Semaphore Token	
Right	0	0	1	No Change. Right Port Has No Write Access to Semaphore	
Left	1	1	0	Right Port Obtains Semaphore Token	
Left	0	1	0	No Change. Left Port Has No Write Access to Semaphore	
Right	1	0	1	Left Port Obtains Semaphore Token	
Left	1	1	1	Semaphore Free	
Right	0	1	0	Right Port Obtains Semaphore Token	
Right	1	1	1	Semaphore Free	
Left	0	0	1	Left Port Obtains Semaphore Token	
Left	1	1	1	Semaphore Free	

TABLE 9. RECOMMENDED OPERATING CONDITIONS

Commercial T_A = 0°C to 70°C, Industrial T_A = -40°C to 85°C

Symbol	Description	Min	Max
Vcc	Supply Voltage	4.5V	5.5V
GND	Ground	0V	0V

TABLE 10. ABSOLUTE MAXIMUM RATINGS

Supply Voltage to Ground	0.5V to +7.0V
DC Output Voltage Vout	0.5V to Vcc + 0.5V
DC Input Voltage VIN	0.5V to Vcc + 0.5V
AC Input Voltage (Pulse Width ≤ 20 ns)	3.0V
DC Input Diode Current with VIN < 0	50 mA
DC Output Diode Current Vo∪т< 0	–50 mA
DC Output Diode Current Vou⊤>Vcc	+50 mA
DC Output Current Max. Sink Current/Pin	70 mA
DC Output Current Max. Source Current/Pin	
Тэто Storage Temperature	65°C to +150°C

Note: Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to this device resulting in functional or reliability type failures.

TABLE 11. DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Commercial T_A = 0°C to 70°C, Industrial T_A = -40°C to 85°C

Symbol	Parameter	Test Conditions	Min	Max	Units
Vih	Input HIGH Voltage		2.2	-	V
VIL	Input LOW Voltage			0.8	V
Vон	Output HIGH Voltage	IOH = -4 mA, Vcc = MIN	2.4		V
Vol	Output LOW Voltage	IoL = 4 mA, Vcc = MIN		0.4	V
l loz l	Output Leakage	CE = VIH, Vcc = MAX, Vout = Vcc or 0V		10	μА
lic1	Input Leakage	Vcc = MAX, GND < Vin < Vcc	_	10	μА

TABLE 12. CAPACITANCE

Ta = 25°C, f = 1.0 MHz TQFP (TF) Package

Name	Description	Conditions	Тур	Max	Units
Cin	Input Capacitance	$Vin \approx 0V, f = 1 MHz$	4	7	рF
Соит	Output Capacitance	Vout = 0V, f = 1 MHz	8	10	рF

Note: Capacitance is guaranteed but not tested.


TABLE 13. DC POWER-SUPPLY CHARACTERISTICS OVER OPERATING TEMPERATURE AND SUPPLY VOLTAGE

			-20		-25		-35		-55		
	Parameter	Test Condition	Typ ⁽¹⁾	Max	Units						
lcc	Dynamic Operating Current	$\overline{CE} \le V_{IL}, \ \overline{SEM} \ge V_{IH}$ Outputs Open $f = f_{MAX}^{(2)}$	180	275	170	265	160	255	150	230	mA
SB1	Standby Current Both Ports - TTL Level Inputs	SEM ≥ ViH CE ≥ ViH f = fmax ⁽²⁾	30	85	25	85	20	85	13	85	mA
ISB2	Standby Current One Port - TTL Level Inputs	SEMR OF SEML ≥ VIH CER OF CEL ≥ VIH f = fmax ⁽²⁾	115	210	105	200	95	185	85	165	mA
Isa3	Full Standby Current Both Ports - All CMOS Level Inputs	Both Ports $\overline{\text{CE}}_{\text{L}}$ and $\overline{\text{CE}}_{\text{R}} \ge \text{Vcc} - 0.2\text{V},$ $\text{Vin} \ge \text{Vcc} - 0.2\text{V}$ or $\text{Vin} \le 0.2\text{V},$ $\text{f} = 0^{(3)}, \overline{\text{SEM}}_{\text{R}} = \overline{\text{SEM}}_{\text{L}} \ge \text{Vcc} - 0.2\text{V}$	1	15	1	15	1	15	1	15	mA
IsB4	Full Standby Current One Port - All CMOS Level Inputs	One Port \overline{CE}_L or $\overline{CE}_R \ge Vcc - 0.2V$, $Vin \ge Vcc - 0.2V$ or $Vin \le 0.2V$, $\overline{SEM}_R = \overline{SEM}_L$ $\ge Vcc - 0.2V$, Active Port Outputs Open, $f = f_{MAX}^{(2)}$	110	185	100	170	90	160	90	135	mA

Notes:

- 1 Vcc = 5V, TA = +25°C, and not production tested.
- 2 At f = fmax, address and control lines are cycling at the maximum read cycle frequency 1/tnc, output enable is HIGH. AC TEST CONDITIONS of input levels of 0V to 3V.
- 3 f = 0 means no address or control lines change.

FIGURE 7. AC TEST CONDITIONS



Input Pulse LevelsGND	to 3.0V
Input Rise/Fall Times	5 ns
Input Timing Reference Levels	1.5V
Input Rise/Fall TimesInput Timing Reference Levels	1.5V

Output Load. 5 pF for tLz, tHz, twz, tow. Includes jig and scope.

AC ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE AND SUPPLY VOLTAGE

TABLE 14. READ CYCLE TIMING

Sym	Parameter	-20 Min Max		-25 Min Max		-35 Min Max		-55 Min Max	
trc	Read Cycle Time	20	_	25	_	35	_	55	_
taa	Address Access Time	-	20		25	_	35	_	55
tace	Chip Enable Access Time	_	20		25	-	35	_	55
tabe	Byte Enable Access Time		20		25		35	_	55
tAOE	Output Enable Access Time	-	12	_	13		20		30
tон	Output Hold from Address Change	3	_	3		3	_	3	T —
tız	Output LOW-Z Time(1)	3	_	3		3	_	3	_
tHZ	Output HIGH-Z Time(1)		12		15	_	15	_	25
tpu	Chip Enable to Power-Up Time(1)	0		0		0	-	0	-
tpD	Chip Disable to Power-Down Time(1)		20		25	_	35	_	55
tsop	Semaphore Flag Update Pulse (OE or SEM)	10		12	_	15	_	15	1
tsaa	Semaphore Address Access		20	_	25		35		55

TABLE 15. WRITE CYCLE TIMING

Sym	Parameter	-20 Min Max		-25 Min Max		-35 Min Max		-55 Min Max	
twc	Write Cycle Time	20		25	_	35	_	55	_
tew	Chip Enable to End of Write	15	_	20	_	30		45	_
taw	Address Valid to End of Write	15	_	20	_	30	_	45	-
tas	Address Setup Time	0		0	_	0	_	0	_
twp	Write Pulse Width	15	_	20	_	25	_	40	_
twn	Write Recovery Time	0		0	_	0	_	0	_
tow	Data Valid to End of Write	15	_	15	_	15	_	30	_
tHZ	Output HIGH-Z Time(1)		12		15	_	15	_	25
tон	Data Hold Time	0	_	0	_	0	_	0	
twz	Write Enable to Output in HIGH-Z ⁽¹⁾	-	12		15		15		25
tow	Output Active from End of Write(1)	0	_	0		0	-	0	_
tswrd	SEM Flag Write to Read Time	5	T —	5	_	5		5	
tsps	SEM Flag Contention Window	5		5	-	5	_	5	_

Notes

Transition is measured ± 500 mV from low- or high-impedance voltage with load (see FIGURE 7. AC TEST CONDITIONS). Guaranteed but not tested.

QS7024A PRELIMINARY

TABLE 16. BUSY TIMING $(M/\overline{S} = H)$

		-20 -25		-35		-55			
Sym	Parameter	Min	Max	Min	Max	Min	Max	Min	Max
tbaa	Busy Access Address Match	_	20	_	20	—	20	—	45
tBDA	Busy Disable Address Mismatch	_	20	_	20		20	-	40
tBAC	Busy Access from CE LOW	_	20	_	20		20		40
tBDC	Busy Disable from CE HIGH	-	17		17	_	20	_	35
taps	Arbitration Setup(1)	5	_	5	_	5	_	5	_
tBDD	Busy Disable to Valid Data(2)		20		25	_	35	_	55
twB	Busy Setup Stop Write	0		0	_	0		0	_
twн	Busy Hold Stop Write	15	_	17	_	25	_	25	_
twoo	Write Pulse to Data Delay(3)		45		50	_	60	_	80
todo	Write Data, Read Data(3)		30		30		35	_	55

Notes:


- 1. To ensure that the earlier of the two ports wins.
- to ensure that the water of the two ports with:
 tbob is a calculated parameter and is the greater of 0, twoo two (actual) or toop tow (actual).
 Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read with BUSY (M/S = H)" or "Timing Waveform of Write with Port-to-Port Delay (M/S = L)."
 To ensure that the write cycle is inhibited during contention.
- 5. To ensure that a write cycle is completed after contention.

TABLE 17. INTERRUPT TIMING

		-20		-25 -3			-35 -5		i5
Sym	Parameter	Min	Max	Min	Max	Min	Max	Min	Max
tas	Address Set-up Time	0	_	0	_	0	_	0	_
twn	Write Recovery Time	0		0	_	0	_	0	_
tins	Interrupt Set Time	<u> </u>	20		20		25	<u> </u>	40
tinn	Interrupt Reset Time		20		20		25	_	40

JUNE 6, 1996

FIGURE 8. READ CYCLE TIMING WAVEFORM



Note: 1. SEM = H.

FIGURE 9. R/W CONTROLLED WRITE CYCLE TIMING WAVEFORM(1,3,5,8)






FIGURE 10. CE, UB, LB CONTROLLED WRITE CYCLE TIMING WAVEFORM(1,3,5,8)



Notes to Figures 9 and 10:

- 1. R/W or CE or UB and LB must be HIGH during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a LOW \overline{UB} or \overline{LB} and a LOW \overline{CE} and a LOW R/\overline{W} for memory array writing cycle.
- 3. two is measured from the earlier of \overline{CE} or $\overline{R/W}$ (or \overline{SEM} or $\overline{R/W}$) going HIGH to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the high-impedance state.
- 6. Timing depends on which enable signal is asserted last: \overline{CE} , R/W, or byte control.
- 7. Timing depends on which enable signal is de-asserted first: CE, R/W, or byte control.
- 8. If \overline{OE} is LOW during $R\overline{W}$ controlled write cycle, the write pulse width must be the larger of two or twz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If \overline{OE} is HIGH during an $R\overline{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.


FIGURE 11. \overline{BUSY} TIMING WAVEFORM (M/ $\overline{S} = H$)



Note:

1. If taps is violated, no guarantee on which port will write.

FIGURE 12. PORT-TO-PORT WRITE TIMING DELAY WAVEFORM $(M/\overline{S} = L)^{(1,2)}$



Note:

- BUSY input is HIGH for the writing port.
 CEL = CER = L.

FIGURE 13. SLAVE WRITE TIMING WAVEFORM (M/ \overline{S} = L)






FIGURE 14. $\overline{\text{BUSY}}$ ARBITRATION CONTROLLED BY $\overline{\text{CE}}$ TIMING (M/ $\overline{\text{S}}$ = H)⁽¹⁾



Note:

1. If taps is not satisfied, there is no guarantee on which BUSY will be asserted.


FIGURE 15. \overline{BUSY} ARBITRATION CONTROLLED BY ADDRESS MATCH CONTROLLED BY \overline{CE} TIMING (M/ \overline{S} = H)



Note:

1 If taps is not satisfied, there is no guarantee on which BUSY will be asserted.


FIGURE 16. SEMAPHORE READ-AFTER-WRITE TIMING WAVEFORM, EITHER SIDE



Note:

1. $\overline{CE} = H$ or \overline{UB} and $\overline{LB} = H$ for the above.


FIGURE 17. SEMAPHORE WRITE CONTENTION TIMING WAVEFORM



Notes:

- Don = Dol = L, CEn = CEl = H, semaphore flag is released from both sides (reads as ones from both sides) at cycle start.
- 2. "A" may be either left or right, "B" is the opposite port from "A."
- 3. This parameter is measured from R/Wa or SEMa going HIGH to R/We or SEMB going HIGH.
- 4. If tses is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

FIGURE 18. INTERRUPT TIMING WAVEFORM(1)



Notes:

- All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A."
- 2. See TABLE 4. INTERRUPT FLAG TRUTH TABLE.
- 3. Timing depends on which enable signal is asserted last.
- 4. Timing depends on which enable signal is de-asserted first.

PACKAGING INFORMATION

The QS7024A is offered in the JEDEC-standard 84-pin PLCC package and the JEDEC-standard 100-pin TQFP (Thin QFP) plastic package. This package offers the best combination of small footprint, manufacturability and low cost. Test sockets are available from Yamaichi and may be available from ITT Pomona as of this writing. TQFP products are shipped in plastic trays. 8JA for the TQFP is 64°C/W.

As with all large plastic packages, care should be taken to avoid moisture-related mechanical failure. This typically occurs when moisture absorbed into the porous molding compound vaporizes during reflow operations. To prevent moisture-related assembly problems, it is recommended that customers perform a baking operation prior to assembly. Baking the units for 24 hours at 125°C removes excess moisture from the part. In a typical environment of 60% relative humidity at <30°C, parts can sit up to 48 hours before assembly. In higher-humidity environments, the time between bake and solder reflow should be shorter. In dry environments (<20% RH), or when sealed in moisture-barrier bags with dessicant, shelf life is indefinite.

ORDERING INFORMATION Example:

