352-LEAD HFH QUAD FLATPACK PACKAGE

SGKS002 - OCTOBER 1997

- Performance
 - 40 MFLOPS (Million Floating-Point Operations per Second) With 256-Megabyte/s Burst I/O Rate for 40-MHz Modules
 - 128K Word × 32 Bit Zero-Wait-State SRAM Connected to the 'C40 Local Bus
- Compliant to MIL-PRF-38535 QML
- 'C40 Performance With Local Memory Requiring Only 4.35 Square Inches of Board Space
- Enhanced Performance Offered By Multichip-Module Solution
 - 46% Reduction In Number of Interconnects
 - 23% Reduction (Minimum) in Board Area
 - Estimated 20% Reduction in Power
 Dissipation Due to Reduced Parasitic
 Capacitance and Interconnect Lengths
- Two Memory Ports for High Data Bandwidth
 - Full 2-Gigaword External Bus
 - Internal Bus Mapped to 128K Word \times 32 Bit Zero-Wait-State SRAM
- Six External Communication Ports for Direct Processor-to-Processor Communication
- Supports IEEE-1149.1[†]-Compliant (JTAG) With Boundary-Scan Testing
- Operating Free-Air Temperature Ranges:
 Military: -55°C to 125°C
 - Commercial: 0°C to 70°C
- Packaging: 352-Lead Ceramic Quad Flatpack (HFH Suffix)

description

The 'MCM41 single-SMJ320C40 multichip module[‡] (MCM) contains one SMJ320C40 device with 128K word \times 32 bit zero-wait-state SRAM mapped to the local memory bus. The MCM is footprint-compatible with the monolithic '320C40HFH package to allow easy upgradeability and design-in. The local memory bus is not routed to the device footprint. The 'MCM41 is available in both a commercial temperature range (0°C to 70°C) and a military temperature range (-55°C to 125°C) option.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

[†]IEEE Standard 1149.1–1990, IEEE Standard Test-Access Port and Boundary-Scan Architecture [‡]The 'MCM41 single-SMJ320C40 multichip module will be referred to as 'MCM41 throughout this data sheet.

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.



(TOP VIEW) 352 1 265 1 264 88 177

SGKS002 - OCTOBER 1997

			_	0			
PROCESS LEVEL	TEMPERATURE RANGE		DIE	100% PROCESSED	SPEED TEST	TEST TEMPERATURE RANGE	QUALIFICATION TESTING
SM	L version	0°C to 70°C	Probed	No	No	25°C to 70°C	Package
	M version	-55°C to 125°C	Probed	No	Yes	-55°C to 125°C	Package
SMJ†	M version	-55°C to 125°C	KGD‡	Yes	Yes	-55°C to 125°C	MIL-H-38534

Table 1. MCM Processing Matrix

[†] SMJ-level product is fully MIL-PRF-38535 QML compliant.

‡KGD stands for the known-good-die strategy as defined in the reference documentation and data sheet scope section.

Multichip Module Naming Nomenclature and Ordering Information

	Example: <u>SMJ</u>	<u>320</u>	MCM	4	1	D	HFH	M	40
Process Level Prefix (Refer to Table 1)									
320 DSP Family Desig	jnator								
Multichip Module									
Processor Family									
Number of CPUs per	Module								
Module Revision —									
Package HFH = 352-Lead Co	eramic Quad Flatpac	:k							
Temperature Range									
L (Commercial) = M (Military) =	: 0°C to 70°C : −55°C to 125°C								
Speed Designator —									

40 = 40 MHz

For descriptions of the HFH package pin assignments, refer to the SMJ320C40 signals descriptions table in the SMJ320C40 data sheet (literature number SGUS017).

SGKS002 - OCTOBER 1997

DIN		DIN	SIGNAL	DIN	SIGNAL	DIN	SIGNAL	DIN	SIGNAL
	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN		PIN	SIGNAL
01	D31	41		81		121	DVDD+	161	C1D7
02	D30	42	CE1	82		122		162	C1D6
03	D29	43	RDY1	83	CREQ5	123		163	C1D5
04	D28	44	DV _{SS} s	84	CRDY4	124	C2D7	164	C1D4
05	D27	45	DV _{SS} s	85	CSTRB4	125	C2D6	165	C1D3
06	D26	46		86	CACK4	126	C2D5	166	C1D2
07	GDDV _{DD} +	47	CVSSI	87	CREQ4	127	C2D4	167	C1D1
08	D25	48	LOCK	88	CV _{SS} ⊺	128	C2D3	168	C1D0
09	D24	49	VDDL ¹	89	DVSS	129	C2D2	169	DV _{DD} ∓
10	D23	50	VSSL [#]	90	DVSS	130	C2D1	170	C0D7
11	D22	51	CE0	91	DV _{DD} ∓	131	C2D0	171	C0D6
12	D21	52	RDY0	92	C5D7	132	CV _{SS} †	172	C0D5
13	D20	53	DE	93	C5D6	133	DV _{SS} §	173	C0D4
14	D19	54	ТСК	94	C5D5	134	DVSS§	174	C0D3
15	D18	55	TDO	95	C5D4	135	dv _{dd} ‡	175	C0D2
16	D17	56	TDI	96	C5D3	136	CRDY3	176	C0D1
17	D16	57	TMS	97	C5D2	137	CSTRB3	177	C0D0
18	CVSS†	58	TRST	98	C5D1	138	CACK3	178	CV _{SS} †
19	CVSS†	59	EMU0	99	C5D0	139	CREQ3	179	dv _{dd} ‡
20	IV _{SS} †	60	EMU1	100	dv _{dd} ‡	140	V _{DDL} ¶	180	ROMEN
21	GDDV _{DD} ‡	61	DV _{SS} §	101	C4D7	141	V _{SSL} #	181	IIOF0
22	GDDV _{DD} ‡	62	DVSS§	102	C4D6	142	CRDY2	182	DVSS§
23	DVSS§	63	DV _{DD} ‡	103	C4D5	143	CSTRB2	183	DVSS§
24	DVSS§	64	PAGE1	104	C4D4	144	CACK2	184	IIOF1
25	D15	65	R/W1	105	C4D3	145	CREQ2	185	IIOF2
26	D14	66	STRB1	106	C4D2	146	dv _{dd} ‡	186	IIOF3
27	D13	67	STAT0	107	C4D1	147	CRDY1	187	NMI
28	D12	68	STAT1	108	C4D0	148	CSTRB1	188	NC
29	D11	69	IV _{SS} †	109	CV _{SS} †	149	CACK1	189	NC
30	D10	70	STAT2	110	DVSS§	150	CREQ1	190	NC
31	D9	71	STAT3	111	DVSS§	151	CRDY0	191	NC
32	D8	72	PAGE0	112	DV _{DD} ‡	152	CSTRB0	192	NC
33	D7	73	R/W0	113	C3D7	153	CACK0	193	NC
34	D6	74	STRB0	114	C3D6	154	CREQ0	194	NC
35	D5	75	AE	115	C3D5	155	CV _{SS} †	195	DV _{DD} ‡
36	GDDV _{DD} ‡	76	RESETLOC1	116	C3D4	156	CV _{SS} †	196	CV _{SS} †
37	D4	77	DV _{DD} ‡	117	C3D3	157	DVSS§	197	NC
38	D3	78	RESETLOC0	118	C3D2	158	DVSS§	198	NC
39	D2	79	RESET	119	C3D1	159	IV _{SS} †	199	NC
40	D1	80	CRDY5	120	C3D0	160	DVpp‡	200	NC

[†] CV_{SS} and IV_{SS} pins are connected internally. [‡] DV_{DD}, LADV_{DD}, LDDV_{DD}, GDDV_{DD}, and GADV_{DD} pins are connected internally. [§] DV_{SS} pins are connected internally.

 V_{DDL} pins are connected internally. #V_{SSL} pins are connected internally.

|| Pins marked NC should be left electrically unconnected.



SGKS002 - OCTOBER 1997

HFH package pin assignments — numerical listing (continued)

PIN SIGNAL PIN SIGNAL PIN SIGNAL PIN SIGNAL 201 TCLK0 241 $CV_{SS}^{\$}$ 281 LDV_{DD}^{+} 321 A20 202 TCLK1 242 $DV_{SS}^{\$}$ 283 $DV_{SS}^{\$}$ 322 A19 203 H3 243 $DV_{SS}^{\$}$ 283 $DV_{SS}^{\$}$ 324 A17 205 NCII 244 NCII 286 NV_{SS}^{\dagger} 325 GADV_DD^{\dagger} 206 NCII 246 NCII 286 NCII 328 GADV_DT 207 NCII 247 NCII 287 NCII 328 CV_{SS}^{\dagger} 208 NCII 249 NCII 289 NCII 330 $DV_{SS}^{\$}$ 210 NCII 247 NCII 291 NCII 331 A16 211 NCII 251 NCII 291 NCII 333 A14 214	•	• •	•			•		
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	201	TCLK0	241	CV _{SS} †	281	LDDV _{DD} ‡	321	A20
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	202	TCLK1	242	DVSS§	282	CV _{SS} †	322	A19
204 H1 244 NCII 284 $DV_{SS}^{\$}$ 324 A17 205 NCII 245 NCII 285 IV_{SS}^{\dagger} 325 GADV _{DD} [‡] 206 IV_{SS}^{\dagger} 246 NCII 286 NCII 326 GADV _{DD} [‡] 207 NCII 247 NCII 287 NCII 328 CV_{SS}^{\dagger} 208 NCII 248 NCII 288 NCII 328 CV_{SS}^{\dagger} 209 NCII 249 NCII 289 NCII 330 DV_{SS}^{\\$} 210 NCII 250 NCII 290 NCII 331 A16 212 IACK 252 NCII 291 NCII 332 A14 214 V_DLI [¶] 253 NCII 293 NCII 334 A13 215 X1 255 NCII 294 NCII 334 A12 216 X2/CLKIN 256<	203	H3	243	DVSS§	283	DVSS§	323	A18
205 NCII 245 NCII 285 IVSS [†] 325 GADVDD [‡] 206 IVSS [†] 246 NCII 286 NCII 326 GADVDD [‡] 207 NCII 247 NCII 287 NCII 327 $CVSS†$ 208 NCII 248 NCII 288 NCII 328 $CVSS†$ 209 NCII 249 NCII 290 NCII 330 DVSS [§] 210 NCII 250 NCII 290 NCII 330 DVSS [§] 211 NCII 251 NCII 291 NCII 331 A16 213 VDDI [‡] 253 NCII 293 NCII 333 A14 214 VSSI [‡] 254 NCII 294 NCII 335 A12 216 X2/CLKIN 256 LAVDD [‡] 296 NCII 337 A10 218 DVD [†] 259 NCII	204	H1	244	NC	284	DVSS§	324	A17
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	205	NC	245	NC	285	IV _{SS} †	325	GADV _{DD} ‡
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	206	IV _{SS} †	246	NC	286	NC	326	GADV _{DD} ‡
208 NCII 248 NCII 288 NCII 328 CV _{SS} [†] 209 NCII 249 NCII 289 NCII 329 DV _{SS} [§] 210 NCII 250 NCII 290 NCII 330 DV _{SS} [§] 211 NCII 251 NCII 291 NCII 331 A16 212 IACK 252 NCII 292 NCII 332 A15 213 VDL [¶] 253 NCII 293 NCII 333 A14 214 VSL [#] 254 NCII 294 NCII 334 A13 215 X1 255 NCII 295 NCII 336 A11 216 X2/CKIN 256 LADVD [†] 296 NCII 337 A10 218 CV _{SS} [†] 257 NCII 299 NCII 339 A8 220 DV _{SS} [§] 260 NCII	207	NC	247	NC	287	NC	327	CV _{SS} †
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	208	NC	248	NC	288	NC	328	CVSS [†]
210 NCII 250 NCII 290 NCII 330 DV _{SS} § 211 NCII 251 NCII 291 NCII 331 A16 212 IACK 252 NCII 292 NCII 332 A15 213 V _{DDL} T 253 NCII 293 NCII 333 A14 214 V _{SS} # 254 NCII 294 NCII 334 A13 215 X1 255 NCII 295 NCII 336 A11 216 X2/CLKIN 256 LADV _{DD} * 296 NCII 337 A10 218 CV _{SS} * 257 NCII 297 NCII 339 A8 220 DV _{SS} § 260 NCII 300 NCII 340 A7 221 DV _{SS} § 261 DV _{SS} § 301 NCII 341 A6 222 NCII 262 DV _{SS} § 302	209	NC	249	NC	289	NC	329	DVSS§
211 NCII 251 NCII 291 NCII 331 A16 212 IACK 252 NCII 292 NCII 332 A15 213 V _{DDL} ¶ 253 NCII 293 NCII 333 A14 214 V _{SSL} # 254 NCII 293 NCII 333 A14 214 V _{SSL} # 256 NCII 294 NCII 334 A13 215 X1 255 NCII 295 NCII 336 A11 217 CV _{SS} † 257 NCII 297 NCII 337 A10 218 CV _{SS} † 258 NCII 299 NCII 338 A9 219 DV _{DD} † 259 NCI 300 NCII 340 A7 220 DV _{SS} § 261 DV _{SS} § 301 NCII 344 A6 222 NCII 262 DV _{SS} § 302	210	NC	250	NC	290	NC	330	DVSS§
212 IACK 252 NCII 292 NCII 332 A15 213 V_{DDL} I 253 NCII 293 NCII 333 A14 214 V_{SSL} # 254 NCII 293 NCII 333 A14 214 V_{SSL} # 255 NCII 298 NCII 334 A13 215 X1 255 NCII 295 NCII 336 A11 217 CV_{SS}^† 257 NCII 296 NCII 336 A11 217 CV_{SS}^† 257 NCII 297 NCII 337 A10 218 CV_{SS}^† 259 NCII 298 LDDV_DD [‡] 338 A9 219 DV_DS\$ 261 DV_S\$ 301 NCII 340 A7 221 DV_S\$ 261 DV_S\$ 302 NCII 344 A6 222 NCII 262 DV_S\$	211	NC	251	NC	291	NC	331	A16
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	212	IACK	252	NC	292	NC	332	A15
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	213	V _{DDL} ¶	253	NC	293	NC	333	A14
215 X1 255 NC 295 NC 335 A12 216 X2/CLKIN 256 LADVDD [‡] 296 NC 336 A11 217 CV_{SS}^{\dagger} 257 NC 297 NC 337 A10 218 CV_{SS}^{\dagger} 258 NC 298 LDDVDD [‡] 338 A9 219 DV_{DD}^{\dagger} 259 NC 299 NC 340 A7 220 $DV_{SS}^{\$$ 260 NC 300 NC 341 A6 222 NC 262 $DV_{SS}^{\$}$ 302 NC 344 A5 223 NC 263 CV_{SS}^{\dagger} 303 NC 344 GADVDp [‡] 225 NC 264 NC 306 CV_{SS}^{\dagger} 345 A3 226 LADV_Dp [‡] 266 NC 307 CV_{SS}^{\dagger} 348 A0 229 NC	214	VSSL [#]	254	NC	294	NC	334	A13
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	215	X1	255	NC	295	NC	335	A12
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	216	X2/CLKIN	256	LADV _{DD} ‡	296	NC	336	A11
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	217	CV _{SS} †	257	NC	297	NC	337	A10
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	218	CV _{SS} †	258	NC	298	LDDV _{DD} ‡	338	A9
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	219	dv _{dd} ‡	259	NC	299	NC	339	A8
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	220	DVSS§	260	NC	300	NC	340	A7
222NC II262 $DV_{SS}^{\$}$ 302NC II342A5223NC II263 CV_{SS}^{\dagger} 303NC II343A4224NC II264NC II304 V_{DDL}^{\P} 344 $GADV_{DD}^{\ddagger}$ 225NC II265NC II305 $V_{SSL}^{\#}$ 345A3226LADV_DD [‡] 266NC II306 CV_{SS}^{\dagger} 346A2227NC II267NC II307 CV_{SS}^{\dagger} 347A1228NC II268LDDV_DD [‡] 308DV_SS348A0229NC II269NC II309DV_SS349 CV_{SS}^{\dagger} 230NC II270NC II310A30350DV_SS231NC II271NC II311A29351DV_SS233NC II273NC II313GADV_DD [‡] 234NC II276NC II316A25237NC II277NC II317A24238LADV_DD [‡] 278NC II318A23239LADV_DD [‡] 279NC II319A22240 CV_{SS}^{\dagger} 280LDDV_DD [‡] 320A21	221	DVSS§	261	DVSS§	301	NC	341	A6
223NC II263 CV_{SS}^{\dagger} 303NC II343A4224NC II264NC II304 V_{DDL}^{\P} 344 $GADV_{DD}^{\ddagger}$ 225NC II265NC II305 $V_{SSL}^{\#}$ 345A3226LADV_{DD}^{\ddagger}266NC II306 CV_{SS}^{\dagger} 346A2227NC II267NC II307 CV_{SS}^{\dagger} 347A1228NC II268LDDV_DD^{\ddagger}308DV_SS348A0229NC II269NC II309DV_SS349 CV_{SS}^{\dagger} 230NC II270NC II310A30350DV_SS231NC II271NC II311A29351DV_SS233NC II273NC II313GADV_DD^{\ddagger}234NC II274NC II313GADV_DD^{\ddagger}235NC II276NC II316A25237NC II276NC II317A24238LADV_DD^{\ddagger}278NC II318A23239LADV_DD^{\ddagger}279NC II319A22240 CV_{SS}^{\dagger} 280LDDV_DD^{\ddagger}320A21	222	NC	262	DVSS§	302	NC	342	A5
224NCII264NCII304 V_{DDL} 344 $GADV_{DD}^{\ddagger}$ 225NCII265NCII305 V_{SSL} 345A3226LADV_DD [‡] 266NCII306 CV_{SS}^{\dagger} 346A2227NCII267NCII307 CV_{SS}^{\dagger} 347A1228NCII268LDV_DD [‡] 308 $DV_{SS}^{\$}$ 348A0229NCII269NCII309 $DV_{SS}^{\$}$ 349 CV_{SS}^{\dagger} 230NCII270NCII310A30350 $DV_{SS}^{\$}$ 231NCII271NCII311A29351 $DV_{SS}^{\$}$ 232NCII273NCII313 $GADV_DD^{\ddagger}$ 328SUBS233NCII275NCII314A27234NCII276NCII316A25235NCII276NCII316A25237NCII277NCII317A24238LADV_DD [‡] 278NCII318A23239LADV_DD [‡] 279NCI319A22240 CV_{SS}^{\dagger} 280LDDV_DD [‡] 320A21	223	NC	263	CV _{SS} †	303	NC	343	A4
225NCII265NCII305 $V_{SSL}^{\#}$ 345A3226LADV_DD [‡] 266NCII306 CV_{SS}^{\dagger} 346A2227NCII267NCII307 CV_{SS}^{\dagger} 347A1228NCII268LDDV_DD [‡] 308DV_SS [§] 348A0229NCII269NCII309DV_SS [§] 349 CV_{SS}^{\dagger} 230NCII270NCII310A30350DV_SS [§] 231NCII271NCII311A29351DV_SS [§] 232NCII272NCII312A28352SUBS233NCII273NCII313GADV_DD [‡] SUBS234NCII276NCII316A26236NCII276NCII317A24238LADV_DD [‡] 278NCII318A23239LADV_DD [‡] 279NCII319A22240 CV_{SS}^{\dagger} 280LDDV_DD [‡] 320A21	224	NC	264	NC	304	VDDL	344	GADV _{DD} ‡
226LADVDD266NCII306 CV_{SS}^{\dagger} 346A2227NCII267NCII307 CV_{SS}^{\dagger} 347A1228NCII268LDDVDD308DVSS348A0229NCII269NCII309DVSS349 CV_{SS}^{\dagger} 230NCII270NCII310A30350DV_{SS}231NCII271NCII311A29351DV_SS232NCII272NCII312A28352SUBS233NCII273NCII313GADVDD [‡] 234NCII275NCII315A26236NCII276NCII316A25237NCII277NCII317A24238LADVDD [‡] 279NCII319A22240CV_SS [†] 280LDDVDp [‡] 320A21	225	NC	265	NC	305	VSSL [#]	345	A3
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	226	ladv _{dd} ‡	266	NC	306	cv _{ss} †	346	A2
228NC 268LDVDD308DVSS348A0229NC 269NC 309DVSS349 $CVSS^{\dagger}$ 230NC 270NC 310A30350DVSS231NC 271NC 311A29351DVSS232NC 272NC 312A28352SUBS233NC 273NC 313GADVDD234NC 274NC 314A27235NC 275NC 315A26236NC 276NC 316A25237NC 277NC 317A24238LADVDD [‡] 279NC 319A22240 $CVSS^{\dagger}$ 280LDDVDp [‡] 320A21	227	NC	267	NC	307	cv _{ss} †	347	A1
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	228	NC	268	LDDV _{DD} ‡	308	DVSS§	348	A0
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	229	NC	269	NC	309	DVSS§	349	CV _{SS} †
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	230	NC	270	NC	310	A30	350	DVSS§
232 NCII 272 NCII 312 A28 352 SUBS 233 NCII 273 NCII 313 GADVDD [‡] 313 GADVDD [‡] 234 NCII 274 NCII 314 A27 235 NCII 275 NCII 315 A26 236 NCII 276 NCII 316 A25 237 NCII 277 NCII 317 A24 238 LADVDD [‡] 279 NCII 319 A22 240 CVss [†] 280 LDDVDD [‡] 320 A21	231	NC	271	NC	311	A29	351	DVSS§
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	232	NC	272	NC	312	A28	352	SUBS
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	233	NC	273	NC	313	GADV _{DD} ‡		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	234	NC	274	NC	314	A27		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	235	NC	275	NC	315	A26		
237 NC 277 NC 317 A24 238 LADV _{DD} [‡] 278 NC 318 A23 239 LADV _{DD} [‡] 279 NC 319 A22 240 CV _{SS} [†] 280 LDDV _{DD} [‡] 320 A21	236	NC	276	NC	316	A25		
238 LADV _{DD} [‡] 278 NC 318 A23 239 LADV _{DD} [‡] 279 NC 319 A22 240 CV _{SS} [†] 280 LDDV _{DD} [‡] 320 A21	237	NC	277	NC	317	A24		
239 LADV _{DD} [‡] 279 NC 319 A22 240 CV _{SS} [†] 280 LDDV _{DD} [‡] 320 A21	238	LADV _{DD} ‡	278	NC	318	A23		
240 CV _{SS} † 280 LDDV _{DD} ‡ 320 A21	239	LADV _{DD} ‡	279	NC	319	A22		
	240	CV _{SS} †	280	LDDV _{DD} ‡	320	A21		

[†]CV_{SS} and IV_{SS} pins are connected internally.

[‡]DV_{DD}, LADV_{DD}, LDDV_{DD}, GDDV_{DD}, and GADV_{DD} pins are connected internally.

S DVSS pins are connected internally.
 VDDL pins are connected internally.
 VSSL pins are connected internally.

|| Pins marked NC should be left electrically unconnected.



SGKS002 - OCTOBER 1997

functional block diagram

The following pins have $10-k\Omega$ pullup resistors added within the module:

- $\overline{\text{CREQx}}$, $\overline{\text{CACKx}}$, $\overline{\text{CSTRBx}}$, $\overline{\text{CRDYx}}$, where x = 0-5
- LCE1 (internal connections)

A total of eight decoupling capacitors have been connected within the module.

Between clean power and ground (V_{DDL} and CV_{SS}), the following capacitors have been connected:

- One 0.1-μF capacitor
- One 0.01-μF capacitor

Between dirty power and ground (GDDV_{DD}, GADV_{DD}, LDDV_{DD}, LADV_{DD}, and DV_{SS}), the following capacitors have been connected:

- Three 0.1-μF capacitors
- Three 0.01-μF capacitors



 \dagger yyV_DD represents GDDV_DD, GADV_DD, LDDV_DD, and LADV_DD.

operational overview

Treatment of the detailed operation of the 'C40 device is beyond the scope of this document. Refer to the *TMS320C4x User's Guide* (literature number SPRU063) for a detailed description of this DSP.



SGKS002 - OCTOBER 1997



Figure 1. Memory Map for the 'C40 Within the Multichip Module



ADVANCE INFORMATION

reference documentation and data sheet scope

The SMJ320MCM41D is qualified to MIL-PRF-38535. Electrical continuity of the module is ensured through use of IEEE-1149.1-compatible boundary-scan testing and functional checkout of local SRAM space.

KGD refers to Texas Instruments (TI[™]) known-good-die strategy. TI KGDs are fully tested over the military temperature range per MIL-PRF-38535 QML. Electrical testing ensures compliance of the 'C40 KGD components to the SMJ320C40 data sheet (literature number SGUS017) over the operating temperature range. The SMJ320MCM41D module timings are virtually unchanged from the SMJ320C40 data sheet timings. A SMJ320C40 data sheet is provided for customer reference only and does not imply MCM compliance to published timings.

For a complete description of the 'C40 operation and application information, refer to the *TMS320C4x User's Guide* (literature number SPRU063).

capacitance

Capacitance of a single 'C40 die is specified by design to be 15 pF maximum for both inputs and outputs. Module networks add up to 25 pF. Simulation of die or substrate capacitance is performed after any design change. Power measurements taken for the 'C40 die are made with an additional 80-pF load capacitance. Refer to the SMJ320C40 data sheet (literature number SGUS017) for the test load circuit.

operational timings and module testing

TI processing ensures that operation is verified to the published data sheet specifications on the 'C40 in die form. All voltage, timing, speed, and temperature specifications are met before any die is placed into a multichip module. For this reason, it is unnecessary to verify all 'C40 voltage and timing parameters at the module level.

Characterization of the 'MCM41D substrate shows that the module performs as an equivalent system of discretely packaged 'C40 devices. This performance is ensured through a full-frequency functional checkout of the module that verifies selected worst-case timings. An additional propagation delay is introduced by the substrate. This value is assured by design to be less than 1 ns, but it is not tested. Refer to the SMJ320C40 data sheet (literature number SGUS017) for a complete listing of timing diagrams and limits.

module test capability (future compatibility)

The 'C40 supports the IEEE-1149.1 testability standard, and all test-access port (TAP) pins are brought out to the module footprint. This configuration allows users to test the module using third-party JTAG testability tools or other boundary-scan control software. Proper software configuration allows users to debug or launch code on the module via the 'C40 emulator and XDS[™] pod. Both of these tools are used as a part of outgoing module testing.

The 'MCM41 supports third-party JTAG diagnostic families of products for verification and debug of boundary-scan circuits, boards, and systems. For further information on JTAG testability tools, please contact your local TI sales representative or authorized TI distributor.



SGKS002 - OCTOBER 1997

bsolute maximum ratings over operating free-air temperature (unless otherwise noted) [†]								
Supply voltage range, V _{CC} (see Note 1) .	\ldots $-$ 0.3 V to 7 V							
Voltage range on any pin	\ldots — 0.3 V to 7 V							
Output voltage range, VO	\ldots $-$ 0.3 V to 7 V							
Operating free-air temperature range, T _A :	L version (commercial) 0°C to 70°C							
	M version (military)55°C to125°C							
Storage temperature range, T _{stg}								

.

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to VSS.

recommended operating conditions

			MIN	MAX	UNIT
VCC	Supply voltage		4.75	5.25	V
		CLKIN		V _{CC} + 0.3	
VIH	High-level input voltage	CSTRBx, CRDYx, CREQx, CACKx	2.2	V _{CC} + 0.3	V
		All others inputs	2	V _{CC} + 0.3	
VIL	Low-level input voltage		- 0.3	0.8	V
IOH	High-level output current			- 300	μΑ
IOL	Low-level output current			2	mA
Τ.	Operating free-air temperature	L Version (Commercial)	0	70	°C
'A		M Version (Military)	- 55	125	°C

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	TEST CONDITIONS [‡]	MIN	TYP	MAX	UNIT
∨он	High-level output voltage	$V_{CC} = MIN, I_{OH} = MAX$	2.4	3		V
VOL	Low-level output voltage	$V_{CC} = MIN, I_{OL} = MAX$		0.3	0.6	V
ICC	Supply current	V _{CC} = MAX		0.4	0.6	А
Ι _Ζ	Three-state current	$V_I = V_{SS}$ to V_{CC}	- 20		20	μA
lj –	Input current	$V_I = V_{SS}$ to V_{CC}	- 10		10	μA
Ι _{ΙΡ}	Input current, internal pullup (see Note 2)	$V_{I} = V_{SS}$ to V_{CC}	- 400		30	μA
^I IC	Input current, CLKIN	$V_{I} = V_{SS}$ to V_{CC}	- 50		50	μΑ
I _{IPD}	Input current, internal pulldowns, TRST	$V_{I} = V_{SS}$ to V_{CC}	- 20		400	μA

[‡]For conditions shown as MIN/MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: Pins with internal pullup devices: TDI, TCK, TMS



SGKS002 - OCTOBER 1997

module test circuit

Figure 2 illustrates the basic circuits for the 'MCM41D. Refer to the *TMS320C4x User's Guide* (literature number SPRU063) for more detailed information.



[†] The test header normally consists of the XDS510[™] for the 'C40 emulation or ASSET hardware for interconnect testing.

Figure 2. Sample Test Circuit

XDS510 is a trademark of Texas Instruments Incorporated.



SGKS002 - OCTOBER 1997

thermal analysis

Thermal conduction of components in the SMJ320MCM41D is dependent on the thermal resistance of the material under each die as well as the die area thermally connected to the heat-dissipating medium. Since these properties vary with layout and die size, 'C40 and SRAM components should be considered separately. The following table lists primary parameters required for thermal analysis of the module. The junction temperature, T_J, is not to be exceeded for the 'C40 or the SRAM die.

primary parameters required for thermal analysis of the SMJ320MCM41D module

	PARAMETER	ALTERNATE SYMBOL	MIN	TYP	MAX	UNIT
Тј	Junction temperature under operating condition	Тј			150	°C
Рмсм	Single MCM power dissipation	Рмсм		2.0	5.2	W
Z _{0JC}	Thermal impedance (junction-to-case) of package	Т _{јс}		1.3		°C/W
Z _{0JA}	Thermal impedance (junction-to-ambient air, 0 cfm) of package	Т _{ја}		28.0		°C/W
TSOL	Maximum solder temperature (10 s duration)	T _{SOL}			260	°C

power estimation

The power requirements of the '320MCM41 have been characterized over the operating temperature range. See the application report *Calculation of TMS320C40 Power Dissipation* (literature number SPRA032) as reference for power estimation of the 'C40 components.

Typical power dissipation has been measured with the 'C40s executing a 64-point Fast Fourier Transform (FFT) algorithm. Input and output data arrays resided in module SRAM, and output data was written out to the global-address space. The global databus was loaded with 80-pF test loads, and both local and global writes were configured for zero-wait-state memory. Under typical conditions of 25°C, 5-V V_{CC}, and 40-MHz CLKIN frequency, the power dissipation was measured to be 1.75 W.

Maximum power dissipation has been measured under worst-case conditions. The global databus was loaded with 80-pF test loads, and simultaneous zero-wait-state writes have been performed to both local and global buses. Under worst-case conditions of – 55°C, 5.25-V V_{CC}, and 40-MHz CLKIN frequency, the power dissipation was determined to be 3 W. The algorithm executed during these tests consists of parallel writes of alternating 0xAAs and 0x55s to both local SRAM and global-address spaces. This algorithm is not considered to be a practical use of the 'C40's resources; therefore, the associated power measurement should be considered absolute maximum only.



SGKS002 - OCTOBER 1997

MECHANICAL DATA

CERAMIC QUAD FLATPACK WITH NCTB



NOTES: A. All linear dimensions are in millimeters.

HFH (S-CQFP-F352)

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MO-134 AE



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated